SUD50N06-08H - P-Channel MOSFET
The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS.
The subcircuit model is extracted and optimized over the *55 to 125°C temperature ranges under the pulsed 0 to 10V gate drive.
The saturated output impedance is best fit at the gate bias
