Datasheet4U Logo Datasheet4U.com

XC2S600E

Spartan-IIE FPGA

XC2S600E General Description

DS077-2 (v3.0) August 9, 2013 * Architectural Description - Spartan-IIE Array - Input/Output Block - Configurable Logic Block - Block RAM - Clock Distribution: Delay-Locked Loop - Boundary Scan * Development System * Configuration Module 3: DC and Switching Characteristics D.

XC2S600E Datasheet (4.31 MB)

Rating: 1 (2 votes)
Preview of XC2S600E PDF

Datasheet Details

Part number:

XC2S600E

Manufacturer:

Xilinx

File Size:

4.31 MB

Description:

Spartan-iie fpga.
OBSOLETE OBSOLETE OBSOLETE OBSOLETE 0 R Spartan-IIE FPGA Family Data Sheet DS077 August 9, 2013 0.

📁 Related Datasheet

XC2S100 Spartan-II FPGA (Xilinx)

XC2S100E Spartan-IIE FPGA (Xilinx)

XC2S15 Spartan-II FPGA (Xilinx)

XC2S150 Spartan-II FPGA (Xilinx)

XC2S150E Spartan-IIE FPGA (Xilinx)

XC2S200 Spartan-II FPGA (Xilinx)

XC2S200E Spartan-IIE FPGA (Xilinx)

XC2S30 Spartan-II FPGA (Xilinx)

XC2S300E Spartan-IIE FPGA (Xilinx)

XC2S400E Spartan-IIE FPGA (Xilinx)

TAGS

XC2S600E Spartan-IIE FPGA Xilinx

Image Gallery

XC2S600E Datasheet Preview Page 2 XC2S600E Datasheet Preview Page 3

XC2S600E Distributor