A3R12E30CBF - 512Mb DDRII Synchronous DRAM

Zentel

Datasheet Details

Double-data-rate architecture; two data transfers per clock cycle.
The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture.
Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver.
DQS is edge-aligned with data for READs; centeraligned with data for WRITEs.
Differential clock inputs (CK and /CK).
DLL aligns DQ and DQS transitions with CK transi.

📁 A3R12E30CBF Similar Datasheet

Other Datasheets by Zentel

Published: Sep 1, 2015 |