Datasheet4U Logo Datasheet4U.com

74AC11153 - DUAL 1-OF-4 DATA SELECTOR/MULTIPLEXER

Datasheet Summary

Description

This data selector/multiplexer contains inverters and drivers to supply full binary decoding data selection to the AND-OR gates.

Separate strobe inputs (G) are provided for each of the two four-line sections.

40°C to 85°C.

📥 Download Datasheet

Datasheet preview – 74AC11153

Datasheet Details

Part number 74AC11153
Manufacturer Texas Instruments
File Size 102.94 KB
Description DUAL 1-OF-4 DATA SELECTOR/MULTIPLEXER
Datasheet download datasheet 74AC11153 Datasheet
Additional preview pages of the 74AC11153 datasheet.

📁 Similar Datasheet

  • 74AC11153 - DUAL 4 INPUT MULTIPLEXER (Philips)
  • 74AC11157 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74AC11158 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74AC11132 - QUAD 2 INPUT NAND SCHMITT TRIGGER (Philips)
  • 74AC11160 - SYNCHRONOUS BCD DECADE COUNTER (Philips)
  • 74AC11181 - 4-BIT ARITHMETIC LOGIC UNIT (Philips)
  • 74AC11190 - ASYNCHRONOUS PRESETTABLE SYNCHRONOUS DECADE UP/DOWN COUNTER (Philips)
  • 74AC11 - TRIPLE 3-INPUT AND GATE (STMicroelectronics)
  • 74AC11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
  • 74AC11239 - DUAL 2 TO 4 LINE DECODER/DEMULTIPLEXER (NXP)
Other Datasheets by Texas Instruments
  • 74AC11151 - 1-of-8 Data Selector/Multiplexer
  • 74AC11157 - Quadruple 2-Line to 1-Line Data Selector/Multiplexer
  • 74AC11158 - QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER
  • 74AC11109 - Dual J-K Positive-edge-Triggered Flip-Flops
  • 74AC11112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
  • 74AC11132 - QUADRUPLE 2-INPUT POSITIVE-NAND SCHMITT-TRIGGER
  • 74AC11138 - 3-Line To 8-Line Decoder/Demultiplexer
  • 74AC11160 - SYNCHRONOUS 4-BIT DECADE COUNTER

Full PDF Text Transcription

Click to expand full text
74AC11153 DUAL 1-OF-4 DATA SELECTOR/MULTIPLEXER • Permits Multiplexing From N Lines to 1 Line • Performs Parallel-to-Serial Conversion • Strobe (Enable) Line Provided for Cascading (N Lines to N Lines) • Flow-Through Architecture Optimizes PCB Layout • Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise • EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process • 500-mA Typical Latch-Up Immunity at 125°C • Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs SCAS117A – JUNE 1990 – REVISED APRIL 1993 D OR N PACKAGE (TOP VIEW) A B 1Y GND 2Y 1G 2G 2C3 1 2 3 4 5 6 7 8 16 1C0 15 1C1 14 1C2 13 1C3 12 VCC 11 2C0 10 2C1 9 2C2 description This data selector/multiplexer contains inverters and drivers to supply full binary decoding data
Published: |