Datasheet4U Logo Datasheet4U.com

74ACT11138 - 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

Datasheet Summary

Description

propagation delay times.

📥 Download Datasheet

Datasheet preview – 74ACT11138

Datasheet Details

Part number 74ACT11138
Manufacturer Texas Instruments
File Size 98.73 KB
Description 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
Datasheet download datasheet 74ACT11138 Datasheet
Additional preview pages of the 74ACT11138 datasheet.

📁 Similar Datasheet

  • 74ACT11132 - QUAD 2 INPUT NAND SCHMITT TRIGGER (Philips)
  • 74ACT11153 - DUAL 4 INPUT MULTIPLEXER (Philips)
  • 74ACT11157 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74ACT11158 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74ACT11160 - SYNCHRONOUS BCD DECADE COUNTER (Philips)
  • 74ACT11181 - 4-BIT ARITHMETIC LOGIC (Philips)
  • 74ACT11190 - ASYNCHRONOUS PRESETTABLE SYNCHRONOUS DECADE UP/DOWN COUNTER (Philips)
  • 74ACT11 - TRIPLE 3-INPUT AND GATE (STMicroelectronics)
  • 74ACT11251 - 8-input multiplexer (Philips)
  • 74ACT11377 - OCTAL D-TYPE FLIP-FLOP (Philips)
Other Datasheets by Texas Instruments
  • 74ACT11132 - QUADRUPLE POSITIVE-NAND GATE
  • 74ACT11139 - Dual 2-Line To 4-Line Decoder/Demultiplexer
  • 74ACT11109 - DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
  • 74ACT11112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP
  • 74ACT11153 - DUAL 1 OF 4 DATA SELECTOR/MULTIPLEXER
  • 74ACT11157 - Quadruple 2-Line to 1-Line Data Selector/Multiplexer
  • 74ACT11158 - Quadruple 2-Line to 1-Line Data Selector/Multiplexer
  • 74ACT11160 - SYNCHRONOUS 4-BIT DECADE COUNTER

Full PDF Text Transcription

Click to expand full text
54ACT11138, 74ACT11138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS SCAS050A – D3266, JANUARY 1989 – REVISED APRIL 1993 • Designed Specifically for High-Speed 54ACT11138 . . . J PACKAGE Memory Decoders and Data Transmission 74ACT11138 . . . D, N, OR PW PACKAGE Systems (TOP VIEW) • Incorporates Three Enable Inputs to Simplify Cascading and/or Data Reception • Flow-Through Architecture Optimizes PCB Layout • Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise t• EPIC (Enhanced-Performance Implanted Y1 Y2 Y3 GND Y4 Y5 Y6 1 2 3 4 5 6 7 16 Y0 15 A 14 B 13 C 12 VCC 11 G1 10 G2A CMOS) 1-mm Process Y7 8 9 G2B • 650-mA Typical Latch-Up Immunity at 125°C • Package Options Include Plastic Small-Outline Packages, Plastic Thin 54ACT11138 . . .
Published: |