Datasheet4U Logo Datasheet4U.com

74ACT11174 - HEX D-TYPE FLIP-FLOP

Datasheet Summary

Description

This device contains six D-type flip-flops and is positive-edge-triggered with a direct clear input.

Information at the D inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse.

📥 Download Datasheet

Datasheet preview – 74ACT11174

Datasheet Details

Part number 74ACT11174
Manufacturer Texas Instruments
File Size 78.38 KB
Description HEX D-TYPE FLIP-FLOP
Datasheet download datasheet 74ACT11174 Datasheet
Additional preview pages of the 74ACT11174 datasheet.

📁 Similar Datasheet

  • 74ACT11132 - QUAD 2 INPUT NAND SCHMITT TRIGGER (Philips)
  • 74ACT11153 - DUAL 4 INPUT MULTIPLEXER (Philips)
  • 74ACT11157 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74ACT11158 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74ACT11160 - SYNCHRONOUS BCD DECADE COUNTER (Philips)
  • 74ACT11181 - 4-BIT ARITHMETIC LOGIC (Philips)
  • 74ACT11190 - ASYNCHRONOUS PRESETTABLE SYNCHRONOUS DECADE UP/DOWN COUNTER (Philips)
  • 74ACT11 - TRIPLE 3-INPUT AND GATE (STMicroelectronics)
  • 74ACT11251 - 8-input multiplexer (Philips)
  • 74ACT11377 - OCTAL D-TYPE FLIP-FLOP (Philips)
Other Datasheets by Texas Instruments
  • 74ACT11175 - Quadruple D-Type Flip-Flop
  • 74ACT11109 - DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
  • 74ACT11112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP
  • 74ACT11132 - QUADRUPLE POSITIVE-NAND GATE
  • 74ACT11138 - 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
  • 74ACT11139 - Dual 2-Line To 4-Line Decoder/Demultiplexer
  • 74ACT11153 - DUAL 1 OF 4 DATA SELECTOR/MULTIPLEXER
  • 74ACT11157 - Quadruple 2-Line to 1-Line Data Selector/Multiplexer

Full PDF Text Transcription

Click to expand full text
74ACT11174 HEX D-TYPE FLIP-FLOP WITH CLEAR • Inputs Are TTL-Voltage Compatible • Applications Include: Buffer/Storage Registers, Shift Registers, Pattern Generators • Fully-Buffered Outputs for Maximum Isolation From External Disturbances • Flow-Through Architecture Optimizes PCB Layout • Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise t• EPIC (Enhanced-Performance Implanted CMOS) 1-mm Process • 500-mA Typical Latch-Up Immunity at 125°C • Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs SCAS145 – D3435, MARCH 1990 – REVISED APRIL 1993 DW OR N PACKAGE (TOP VIEW) 1Q 2Q 3Q GND GND GND GND 4Q 5Q 6Q 1 2 3 4 5 6 7 8 9 10 20 CLR 19 1D 18 2D 17 3D 16 VCC 15 VCC 14 4D 13 5D 12 6D 11 CLK description This device contains six D-ty
Published: |