Datasheet4U Logo Datasheet4U.com

74ACT11112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP

Datasheet Summary

Description

This device contains two independent J-K negative-edge-triggered flip-flops.

A low level at the PRE or CLR input sets or resets the outputs regardless of the levels of the other inputs.

📥 Download Datasheet

Datasheet preview – 74ACT11112

Datasheet Details

Part number 74ACT11112
Manufacturer Texas Instruments
File Size 82.91 KB
Description DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP
Datasheet download datasheet 74ACT11112 Datasheet
Additional preview pages of the 74ACT11112 datasheet.

📁 Similar Datasheet

  • 74ACT11132 - QUAD 2 INPUT NAND SCHMITT TRIGGER (Philips)
  • 74ACT11153 - DUAL 4 INPUT MULTIPLEXER (Philips)
  • 74ACT11157 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74ACT11158 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74ACT11160 - SYNCHRONOUS BCD DECADE COUNTER (Philips)
  • 74ACT11181 - 4-BIT ARITHMETIC LOGIC (Philips)
  • 74ACT11190 - ASYNCHRONOUS PRESETTABLE SYNCHRONOUS DECADE UP/DOWN COUNTER (Philips)
  • 74ACT11 - TRIPLE 3-INPUT AND GATE (STMicroelectronics)
  • 74ACT11251 - 8-input multiplexer (Philips)
  • 74ACT11377 - OCTAL D-TYPE FLIP-FLOP (Philips)
Other Datasheets by Texas Instruments
  • 74ACT11109 - DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
  • 74ACT11132 - QUADRUPLE POSITIVE-NAND GATE
  • 74ACT11138 - 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
  • 74ACT11139 - Dual 2-Line To 4-Line Decoder/Demultiplexer
  • 74ACT11153 - DUAL 1 OF 4 DATA SELECTOR/MULTIPLEXER
  • 74ACT11157 - Quadruple 2-Line to 1-Line Data Selector/Multiplexer
  • 74ACT11158 - Quadruple 2-Line to 1-Line Data Selector/Multiplexer
  • 74ACT11160 - SYNCHRONOUS 4-BIT DECADE COUNTER

Full PDF Text Transcription

Click to expand full text
74ACT11112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET SCAS064A – D3339, JUNE 1989 – REVISED APRIL 1993 • Inputs Are TTL-Voltage Compatible • Fully Buffered to Offer Maximum Isolation From External Disturbance • Flow-Through Architecture Optimizes PCB Layout • Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise t• EPIC (Enhanced-Performance Implanted CMOS) 1-mm Process • 500-mA Typical Latch-Up Immunity at 125°C • Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs D OR N PACKAGE (TOP VIEW) 1PRE 1Q 1Q GND 2Q 2Q 2PRE 2J 1 2 3 4 5 6 7 8 16 1J 15 1K 14 1CLK 13 1CLR 12 VCC 11 2CLR 10 2CLK 9 2K description This device contains two independent J-K negative-edge-triggered flip-flops.
Published: |