Datasheet4U Logo Datasheet4U.com

74ACT11139 - Dual 2-Line To 4-Line Decoder/Demultiplexer

Datasheet Summary

Description

The 74ACT11139 is designed for use in high-performance memory-decoding or data-routing applications that require very short propagation delay times.

In high-performance memory systems, this decoder is used to minimize the effects of system decoding.

Features

  • fully buffered inputs, each of which represents only one normalized load to its driving circuit. The 74ACT11139 is characterized for operation from.
  • 40°C to 85°C.

📥 Download Datasheet

Datasheet preview – 74ACT11139

Datasheet Details

Part number 74ACT11139
Manufacturer Texas Instruments
File Size 0.95 MB
Description Dual 2-Line To 4-Line Decoder/Demultiplexer
Datasheet download datasheet 74ACT11139 Datasheet
Additional preview pages of the 74ACT11139 datasheet.

📁 Similar Datasheet

  • 74ACT11132 - QUAD 2 INPUT NAND SCHMITT TRIGGER (Philips)
  • 74ACT11153 - DUAL 4 INPUT MULTIPLEXER (Philips)
  • 74ACT11157 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74ACT11158 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74ACT11160 - SYNCHRONOUS BCD DECADE COUNTER (Philips)
  • 74ACT11181 - 4-BIT ARITHMETIC LOGIC (Philips)
  • 74ACT11190 - ASYNCHRONOUS PRESETTABLE SYNCHRONOUS DECADE UP/DOWN COUNTER (Philips)
  • 74ACT11 - TRIPLE 3-INPUT AND GATE (STMicroelectronics)
  • 74ACT11251 - 8-input multiplexer (Philips)
  • 74ACT11377 - OCTAL D-TYPE FLIP-FLOP (Philips)
Other Datasheets by Texas Instruments
  • 74ACT11132 - QUADRUPLE POSITIVE-NAND GATE
  • 74ACT11138 - 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
  • 74ACT11109 - DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
  • 74ACT11112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP
  • 74ACT11153 - DUAL 1 OF 4 DATA SELECTOR/MULTIPLEXER
  • 74ACT11157 - Quadruple 2-Line to 1-Line Data Selector/Multiplexer
  • 74ACT11158 - Quadruple 2-Line to 1-Line Data Selector/Multiplexer
  • 74ACT11160 - SYNCHRONOUS 4-BIT DECADE COUNTER

Full PDF Text Transcription

Click to expand full text
74ACT11139 DUAL 2ĆLINE TO 4ĆLINE DECODER/DEMULTIPLEXER D Inputs Are TTL-Voltage Compatible D Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems D Incorporates Two Enable Inputs to Simplify Cascading and/or Data Reception D Fully Synchronous Operation for Counting D Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise D EPIC  (Enhanced-Performance Implanted CMOS) 1-µm Process D 500-mA Typical Latch-Up Immunity at 125°C D Package Options Include Plastic Small-Outline (D) and Thin Shrink Small-Outline (PW) Packages, and Standard Plastic 300-mil DIPs (N) SCAS175A − SEPTEMBER 1991 − REVISED APRIL 1996 D, N, OR PW PACKAGE (TOP VIEW) 1Y1 1 1Y2 2 1Y3 3 GND 4 2Y0 5 2Y1 6 2Y2 7 2Y3 8 16 1Y0 15 1A 14 1B 13 1G 12 VCC 11 2G 10 2A 9 2B descripti
Published: |