* Description
* Digital Design Avoids Analog Compensation Errors
* Easily Cascadable for Higher Order Loops
* Useful Frequency Range - K-Clock . . . . . . . . . . . . . . . . . . . . . . . . . .DC to 55MHz (Typ) - I/D-Clock . . . . . . . . . . . . . . . . . . . . DC to 35MHz
CD74HC297 Datasheet (273.75 KB)
CD74HC297
273.75 KB
Digital phase-locked loop.
Data sheet acquired from Harris Semiconductor SCHS177B
November 1997 - Revised May 2003
CD54HC297, CD74HC297, CD74HCT297
High-Speed CMOS Logic Digita.
📁 Related Datasheet
CD74HC299 8-Bit Universal Shift Register (Texas Instruments)
CD74HC20 Dual 4-Input NAND Gates (Texas Instruments)
CD74HC20E Dual 4-Input NAND Gates (Texas Instruments)
CD74HC20M Dual 4-Input NAND Gates (Texas Instruments)
CD74HC21 Dual 4-Input AND Gates (Texas Instruments)
CD74HC21E Dual 4-Input AND Gates (Texas Instruments)
CD74HC21M Dual 4-Input AND Gates (Texas Instruments)
CD74HC221 Dual Monostable Multivibrator (Texas Instruments)
CD74HC22106 QMOS 8 x 8 x 1 Crosspoint Switches with Memory Control (Intersil Corporation)
CD74HC237 High-Speed CMOS Logic 3 to 8-Line Decoder/Demultiplexer (Texas Instruments)
