Datasheet4U Logo Datasheet4U.com

CDCF5801 CLOCK MULTIPLIER

📥 Download Datasheet  Datasheet Preview Page 1

Description

Not Recommended for New Designs CDCF5801 www.ti.com SCAS698F * SEPTEMBER 2003 * REVISED APRIL 2006 CLOCK MULTIPLIER WITH DELAY CON.
The CDCF5801 provides clock multiplication from a reference clock (REFCLK) signal with the unique capability to delay or advance the CLKOUT/CLKOUTB wi.

📥 Download Datasheet

Preview of CDCF5801 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Features

* Low-Jitter Clock Multiplier: ×1, ×2, ×4, ×8
* Programmable Bidirectional Delay Steps of 1.3 mUI
* Output Frequency Range of 25 MHz to 280 MHz
* Input Frequency Range of 12.5 MHz to 240 MHz
* Low Jitter Generation
* Single-Ended REFCLK Input With Adju

Applications

* Video Graphics
* Gaming Products
* Datacom
* Telecom
* Noise Cancellation Created by FPGAs DBQ PACKAGE (TOP VIEW) VDDREF 1 REFCLK 2 VDDP 3 GNDP 4 GND 5 LEADLAG 6 DLYCTRL 7 GNDPA 8 VDDPA 9 VDDPD 10 STOPB 11 PWRDNB 12 24 P0 23 P1 2

CDCF5801 Distributors

📁 Related Datasheet

📌 All Tags

Texas Instruments CDCF5801-like datasheet