* 1
* 23 Cascaded PLLatinum™ PLL Architecture
* PLL1
* Phase Detector Rate of up to 40 MHz
* Integrated Low-Noise Crystal Oscillator Circuit
* Dual Redundant Input Reference Clock with LOS
* PLL2
* Normalized [1 Hz] PLL Noise Floor of 224 dBc/Hz
LMK04010
1.12 MB
Family low-noise clock jitter cleaner.
www.ti.com
LMK04000, LMK04001, LMK04002, LMK04010 LMK04011, LMK04031, LMK04033
SNOSAZ8J
* SEPTEMBER 2008
* REVISED SEPTEMBER 2011
LM.
📁 Related Datasheet
LMK04011 Family Low-Noise Clock Jitter Cleaner (Texas Instruments)
LMK04000 Family Low-Noise Clock Jitter Cleaner (Texas Instruments)
LMK04000 Low-Noise Clock Jitter Cleaner (National Semiconductor)
LMK04001 Family Low-Noise Clock Jitter Cleaner (Texas Instruments)
LMK04002 Family Low-Noise Clock Jitter Cleaner (Texas Instruments)
LMK04031 Family Low-Noise Clock Jitter Cleaner (Texas Instruments)
LMK04031B Precision Clock Conditioners Low-Noise Clock Jitter Cleaner (National Semiconductor Corporation)
LMK04033 Family Low-Noise Clock Jitter Cleaner (Texas Instruments)
LMK04100 Family Clock Jitter Cleaner (Texas Instruments)
LMK04101 Family Clock Jitter Cleaner (Texas Instruments)
