Datasheet4U Logo Datasheet4U.com

SN74LV125AT Quadruple Bus Buffer Gates

SN74LV125AT Description

www.ti.com .
ORDERING INFORMATION The SN74LV125AT is a quadruple bus buffer gate.

SN74LV125AT Features

* Inputs Are TTL-Voltage Compatible
* 4.5-V to 5.5-V VCC Operation
* Typical tpd of 3.8 ns at 5 V
* Typical VOLP (Output Ground Bounce) 2.3 V at VCC = 5 V, TA = 25°C
* Support Mixed

SN74LV125AT Applications

* using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. TA
* 40°C to 85°C QFN
* RGY SOIC
* D SOP
* NS SSOP
* DB TSSOP
* PW ORDERING INFORMATION PACKAGE (1) ORDERABLE PART

📥 Download Datasheet

Preview of SN74LV125AT PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • SN74LVC1G125 - high performance non-inverting buffer (UMW)
  • SN74LVC1G34 - Single buffer (UMW)
  • SN74L71 - AND-Gate R-S Master-Slave F-F (National Semiconductor)
  • SN74L74N - Dual D-Type Flip-Flop (ETC)
  • SN74LS00 - QUAD 2-INPUT NAND GATE (Motorola)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (Motorola)
  • SN74LS04 - Hex Inverter (ON Semiconductor)
  • SN74LS04D - Hex Inverter (ON Semiconductor)

📌 All Tags

Quadruple Bus Buffer Gates Texas Instruments
Texas Instruments SN74LV125AT-like datasheet