Datasheet4U Logo Datasheet4U.com

SN74LV126A Quadruple Bus Buffer Gate

SN74LV126A Description

Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SN54LV126A, SN74LV126A SCES131I * MARCH 1998 The ‘LV126A quadruple bus buffer gates are designed for 2-V to 5.

SN74LV126A Features

* 1 2-V to 5.5-V VCC Operation
* Max tpd of 6.5 ns at 5 V
* Typical VOLP (Output Ground Bounce) 2.3 V at VCC = 3.3 V, TA = 25°C
* Ioff Supports Live Insertion, Partial Power Down Mode, and

SN74LV126A Applications

* Servers
* Network Switch
* Electronic Point of Sales
* TV

📥 Download Datasheet

Preview of SN74LV126A PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • SN74LVC1G125 - high performance non-inverting buffer (UMW)
  • SN74LVC1G34 - Single buffer (UMW)
  • SN74L71 - AND-Gate R-S Master-Slave F-F (National Semiconductor)
  • SN74L74N - Dual D-Type Flip-Flop (ETC)
  • SN74LS00 - QUAD 2-INPUT NAND GATE (Motorola)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (Motorola)
  • SN74LS04 - Hex Inverter (ON Semiconductor)
  • SN74LS04D - Hex Inverter (ON Semiconductor)

📌 All Tags

Quadruple Bus Buffer Gate Texas Instruments
Texas Instruments SN74LV126A-like datasheet