SN74SSQEB32882 28-Bit to 56-Bit Registered Buffer

Texas Instruments

Description

SN74SSQEB32882 www.ti.com SCAS896-PUB * JUNE 2010 28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Differen.
This JEDEC SSTE32882 28-bit 1:2 or 26-bit 1:2 and 4-bit 1:1 registering clock driver with parity is designed for operation on DDR3 registered DIMMs wi.

📥 Download Datasheet

SN74SSQEB32882 Datasheet Preview — Preview of SN74SSQEB32882 PDF

Datasheet Specifications

Part number: SN74SSQEB32882
Manufacturer: Texas Instruments ↗
File Size: 724.38 KB
Datasheet: SN74SSQEB32882-etcTI.pdf
Description: 28-Bit to 56-Bit Registered Buffer

Features

* 1
* 1-to-2 Register Outputs and 1-to-4 Clock Pair Outputs Support Stacked DDR3 RDIMMs
* CKE Powerdown Mode for Optimized System Power Consumption
* 1.5V/1.35V/1.25V Phase Lock Loop Clock Driver for Buffering One Differential Clock Pair (CK and CK) and Distributing to Four Dif

Applications

* DDR3 Registered DIMMs up to DDR3-1866
* DDR3L Registered DIMMs up to DDR3L-1600
* DDR3U Registered DIMMs up to DDR3U-1333

SN74SSQEB32882 Distributors

📁 Related Datasheet

SN74S1051 SN74S1051R SN74S1051T SN74S350 SN74S557 SN74S558

📌 All Tags

SN74SSQEB32882 28-Bit 56-Bit Registered Buffer Texas Instruments

Texas Instruments SN74SSQEB32882-like datasheet