Datasheet4U Logo Datasheet4U.com

SN74SSQEC32882 28-Bit to 56-Bit Registered Buffer

📥 Download Datasheet Datasheet Preview Page 1

Description

SN74SSQEC32882 www.ti.com SCAS920-PUB * NOVEMBER 2011 28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Diff.
This 1:2 or 26-bit 1:2 and 4-bit 1:1 registering clock driver with parity is designed for operation on DDR3 registered DIMMs with VDD of 1.

📥 Download Datasheet

Preview of SN74SSQEC32882 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Features

* 1
* JEDEC SSTE32882
* 1-to-2 Register Outputs and 1-to-4 Clock Pair Outputs Support Stacked DDR3 RDIMMs
* CKE Powerdown Mode for Optimized System Power Consumption
* 1.5V/1.35V/1.25V Phase Lock Loop Clock Driver for Buffering One Differential Clock Pair (CK and CK) an

Applications

* DDR3 Registered DIMMs up to DDR3-1866
* DDR3L Registered DIMMs up to DDR3L-1600
* DDR3U Registered DIMMs up to DDR3U-1333

SN74SSQEC32882 Distributors

📁 Related Datasheet

SN74S1051 SN74S1051R SN74S1051T SN74S350 SN74S557 SN74S558

📌 All Tags

SN74SSQEC32882 28-Bit 56-Bit Registered Buffer Texas Instruments
Texas Instruments SN74SSQEC32882-like datasheet
SN74SSQE32882
SN74SSQEA32882
SN74SSQEB32882
SN74SSTEB32866
SN74SSTU32864