74AUP2G02 Datasheet, gate equivalent, nexperia

PDF File Details

Part number: 74AUP2G02

Manufacturer: nexperia (https://www.nexperia.com/)

File Size: 264.46KB

Download: 📄 Datasheet

Description: Low-power dual 2-input NOR gate

Datasheet Preview: 74AUP2G02 📥 Download PDF (264.46KB)

74AUP2G02 Description

The 74AUP2G02 is a dual 2-input NOR gate from Nexperia. It is part of the AUP (Advanced Ultra-Low Power) family, designed for low power consumption and high performance. The device operates at a supply voltage range from 0.8 V to 3.6 V, making it suitable
The 74AUP2G02 is a dual 2-input NOR gate. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to.

74AUP2G02 Features and benefits


* Wide supply voltage range from 0.8 V to 3.6 V
* High noise immunity
* Complies with JEDEC standards:
* JESD8-12 (0.8 V to 1.3 V)
* JESD8-11 (0.9 V t.

74AUP2G02 Application

using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the dev.

Image gallery

Page 2 of 74AUP2G02 Page 3 of 74AUP2G02

TAGS

74AUP2G02
Low-power
dual
2-input
NOR
gate
nexperia

📁 Related Datasheet

74AUP2G00 - Low-power dual 2-input NAND gate (NXP)
74AUP2G00 Low-power dual 2-input NAND gate Rev. 8 — 5 February 2013 Product data sheet 1. General description The 74AUP2G00 provides dual 2-input NA.

74AUP2G00 - DUAL NAND GATE (Diodes)
NEW PRODUCT 74AUP2G00 DUAL NAND GATE Description Pin Assignments The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power an.

74AUP2G00 - Low-power dual 2-input NAND gate (nexperia)
74AUP2G00 Low-power dual 2-input NAND gate Rev. 11 — 9 June 2022 Product data sheet 1. General description The 74AUP2G00 provides dual 2-input NAND .

74AUP2G00-Q100 - Low-power dual 2-input NAND gate (nexperia)
74AUP2G00-Q100 Low-power dual 2-input NAND gate Rev. 2 — 9 June 2022 Product data sheet 1. General description The 74AUP2G00-Q100 provides dual 2-in.

74AUP2G02 - DUAL NOR GATE (Diodes)
NEW PRODUCT 74AUP2G02 DUAL NOR GATE Description Pin Assignments The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and.

74AUP2G02 - Low-power Dual 2-input NOR Gate (NXP)
74AUP2G02 Low-power dual 2-input NOR gate Rev. 7 — 4 February 2013 Product data sheet 1. General description The 74AUP2G02 provides a dual 2-input N.

74AUP2G04 - Low-power dual inverter (NXP)
74AUP2G04 Low-power dual inverter Rev. 6 — 17 September 2015 Product data sheet 1. General description The 74AUP2G04 provides two inverting buffers..

74AUP2G04 - DUAL INVERTERS (Diodes)
Preliminary Datasheet 74AUP2G04 DUAL INVERTERS Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extend.

74AUP2G04 - Low-power dual inverter (nexperia)
74AUP2G04 Low-power dual inverter Rev. 8 — 31 January 2022 Product data sheet 1. General description The 74AUP2G04 is a dual inverter. Schmitt-trigg.

74AUP2G04-Q100 - Low-power dual inverter (nexperia)
74AUP2G04-Q100 Low-power dual inverter Rev. 3 — 31 January 2022 Product data sheet 1. General description The 74AUP2G04-Q100 is a dual inverter. Sch.

Since 2006. D4U Semicon.   |   Datasheet4U.com   |   Contact Us   |   Privacy Policy   |   Purchase of parts