Part number:
74LVC04A-Q100
Manufacturer:
File Size:
224.97 KB
Description:
Hex inverter.
74LVC04A-Q100 Datasheet (224.97 KB)
* Automotive product qualification in accordance with AEC-Q100 (Grade 1)
* Specified from -40 °C to +85 °C and from -40 °C to +125 °C
* Overvoltage tolerant inputs to 5.5 V
* Wide supply voltage range from 1.2 V to 3.6 V
* CMOS low power consumption
74LVC04A-Q100 Datasheet (224.97 KB)
74LVC04A-Q100
224.97 KB
Hex inverter.
📁 Related Datasheet
74LVC04A - HEX BUFFERS
(Diodes)
74LVC04A
HEX INVERTERS
Description
The 74LVC04A provides six independent inverter buffers. The device is designed for operation with a power supply r.
74LVC04A - Low-Voltage CMOS Hex Inverter
(ON Semiconductor)
74LVC04A
Low-Voltage CMOS Hex Inverter
With 5 V−Tolerant Inputs
The 74LVC04A is a high performance hex inverter operating from a 1.2 to 3.6 V supply..
74LVC04A - Hex inverter
(nexperia)
74LVC04A
Hex inverter
Rev. 13 — 8 February 2024
Product data sheet
1. General description
The 74LVC04A is a hex inverter. Inputs can be driven from .
74LVC04A - LOW VOLTAGE CMOS HEX INVERTER
(STMicroelectronics)
74LVC04A
LOW VOLTAGE CMOS HEX INVERTER HIGH PERFORMANCE
s 5V TOLERANT INPUTS
s HIGH SPEED: tPD = 4.5ns (MAX.) at VCC = 3V
s POWER DOWN PROTECTION O.
74LVC04AD - Hex inverter
(nexperia)
74LVC04A
Hex inverter
Rev. 13 — 8 February 2024
Product data sheet
1. General description
The 74LVC04A is a hex inverter. Inputs can be driven from .
74LVC00A - LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE
(STMicroelectronics)
74LVC00A
LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE HIGH PERFORMANCE
s 5V TOLERANT INPUTS
s HIGH SPEED: tPD = 4.3ns (MAX.) at VCC = 3V
s POWER DOWN PR.
74LVC00A - QUADRUPLE 2-INPUT NAND GATES
(Diodes)
74LVC00A
QUADRUPLE 2-INPUT NAND GATES
Description
The 74LVC00A provides four independent 2-input NAND gates. The device is designed for operation wit.
74LVC00A - Low-Voltage CMOS Quad 2-Input NAND Gate
(ON Semiconductor)
74LVC00A
Low-Voltage CMOS Quad 2-Input NAND Gate
With 5 V−Tolerant Inputs
The 74LVC00A is a high performance, quad 2−input NAND gate operating from a.
