* Automotive product qualification in accordance with AEC-Q100 (Grade 1)
* Specified from -40 °C to +85 °C and from -40 °C to +125 °C
* Overvoltage tolerant inputs to 5.5 V
* Wide supply voltage range from 1.2 V to 3.6 V
* CMOS low power consumption
74LVC373A-Q100 Datasheet (264.16 KB)
74LVC373A-Q100
264.16 KB
Octal d-type transparent latch.
74LVC373A-Q100
Octal D-type transparent latch with 5 V tolerant
inputs/outputs; 3-state
Rev. 3
* 4 March 2021
Product data sheet
1. Gener.
📁 Related Datasheet
74LVC373A - Octal D-type transparent latch
(NXP)
74LVC373A
Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state
Rev. 3 — 22 November 2012
Product data sheet
1. General descrip.
74LVC373A - Octal D-type transparent latch
(nexperia)
74LVC373A
Octal D-type transparent latch with 5 V tolerant
inputs/outputs; 3-state
Rev. 5 — 27 August 2021
Product data sheet
1. General descript.
74LVC373A - OCTAL D-TYPE LATCH
(STMicroelectronics)
74LVC373A
OCTAL D-TYPE LATCH HIGH PERFORMANCE
s 5V TOLERANT INPUTS
s HIGH SPEED: tPD = 6.8ns (MAX.) at VCC = 3V
s POWER DOWN PROTECTION ON INPUTS
.
74LVC373A - OCTAL TRANSPARENT D-TYPE LATCH
(Diodes)
NEW PRODUCT
74LVC373A
OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
Description
The 74LVC373A provides eight transparent D-type latches. While.
74LVC373A - Low-Voltage CMOS Octal Transparent Latch
(ON Semiconductor)
74LVC373A
Low-Voltage CMOS Octal Transparent Latch
With 5 V−Tolerant Inputs and Outputs (3−State, Non−Inverting)
The 74LVC373A is a high performance,.
74LVC374A - Octal D-type flip-flop
(NXP)
74LVC374A
Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state
Rev. 3 — 6 December 2012
Product data sheet
1. Gener.
74LVC374A - Octal D-type flip-flop
(nexperia)
74LVC374A
Octal D-type flip-flop; 5 V tolerant inputs/outputs;
positive-edge trigger; 3-state
Rev. 5 — 27 August 2021
Product data sheet
1. Gener.
74LVC374A - OCTAL D-TYPE FLIP-FLOP
(STMicroelectronics)
74LVC374A
OCTAL D-TYPE FLIP-FLOP HIGH PERFORMANCE
s 5V TOLERANT INPUTS
s HIGH SPEED: tPD = 6.8ns (MAX.) at VCC = 3V s POWER DOWN PROTECTION ON INPUT.
