Datasheet4U Logo Datasheet4U.com

AK5916384G - 16777216 Word by 9 Bit CMOS Dynamic Random Access Memory

Download the AK5916384G datasheet PDF. This datasheet also covers the AK5916384S variant, as both devices belong to the same 16777216 word by 9 bit cmos dynamic random access memory family and are provided as variant models within a single manufacturer datasheet.

General Description

The Accutek AK5916384S high density memory module is a CMOS random access memory organized in 16 Meg x 9 bit words.

Key Features

  • 16,777,216 x 9 bit organization.
  • Optional 30 Pad leadless SIM (Single In-Line Module) or 30 Pin leaded SIP (Single In-Line Package).
  • JEDEC standard pinout.
  • Common CAS and RAS control for the lower eight bits.
  • Separate PCAS control for D9 and Q9.
  • CAS-before-RAS refresh PIN.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (AK5916384S-ACCUTEK.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number AK5916384G
Manufacturer ACCUTEK
File Size 155.65 KB
Description 16777216 Word by 9 Bit CMOS Dynamic Random Access Memory
Datasheet download datasheet AK5916384G Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MICROCIRCUIT CORPORATION DESCRIPTION The Accutek AK5916384S high density memory module is a CMOS random access memory organized in 16 Meg x 9 bit words. The assembly consists of nine 16 Meg x 1 DRAMs in plastic SOJ packages mounted on the front side of a printed circuit board in 30 pad SIM (leadless) or 30 pin SIP (leaded) configuration. The module is only 0.8 inch high (same height as standard 1 Meg modules), making it ideally suited for applications with low height restrictions. The operation of the AK5916384 is identical to nine 16 Meg x 1 dynamic RAMs. For the lower eight bits data input is tied to data output and brought out separately for each device, with common RAS, CAS and WE control. This common I/O feature dictates the use of early-write cycles to prevent contention of D and Q.