ODCXXE08 - CMOS Gate Array

This page provides the datasheet information for the ODCXXE08, a member of the ODCXXE01 CMOS Gate Array family.

Datasheet Summary

Description

ODCXXExx is a family of 1 to 24 mA, non-inverting, CMOS-level, tristate output buffer pieces with active low enables.

AMI

📥 Download Datasheet

ODCXXE08 CMOS Gate Array by AMI - Datasheet Preview — Datasheet preview – ODCXXE08

Datasheet Details

Part number	ODCXXE08
Manufacturer	AMI
File Size	31.58 KB
Description	CMOS Gate Array
Datasheet	ODCXXE08 Datasheet
Additional preview pages of the ODCXXE08 datasheet.

📁 Similar Datasheet

ODC24 - I/O Module (Crydom)
ODC24A - I/O Module (Crydom)
ODC24F - I/O Module (Crydom)
ODC5 - I/O Module (Crydom)
ODC5A - I/O Module (Crydom)
ODC5F - I/O Module (Crydom)
ODC5MA - I/O Module (Crydom)
ODC5MC - I/O Module (Crydom)
ODC5ML - I/O Module (Crydom)

Other Datasheets by AMI

ODCXXE01 - CMOS Gate Array
ODCXXE02 - CMOS Gate Array
ODCXXE04 - CMOS Gate Array
ODCXXE12 - CMOS Gate Array
ODCXXE16 - CMOS Gate Array
ODCXXE24 - CMOS Gate Array
ODCXXX01 - CMOS Gate Array
ODCXXX02 - CMOS Gate Array

Full PDF Text Transcription

Click to expand full text

2'&;;([[ ® $0,+* PLFURQ &026 *DWH $UUD Description ODCXXExx is a family of 1 to 24 mA, non-inverting, CMOS-level, tristate output buffer pieces with active low enables. Logic Symbol Truth Table ODCXXExx EN A PADM EN A PADM LL L LH H HX Z HDL Syntax Verilog .................... ODCXXExx inst_name (PADM, A, EN); VHDL...................... inst_name: ODCXXExx port map (PADM, A, EN); Pin Loading Pin Name A (eq-load) EN (eq-load) PADM (pF) ODCXXE01 5.6 4.0 4.92 ODCXXE02 7.9 5.3 4.92 ODCXXE04 7.9 5.3 4.93 Load ODCXXE08 2.3 5.5 4.93 ODCXXE12 2.3 5.5 4.93 Power Characteristics Cell Output Drive (mA) ODCXXE01 1 ODCXXE02 2 ODCXXE04 4 ODCXXE08 8 ODCXXE12 12 ODCXXE16 16 ODCXXE24 24 a. See page 2-15 for power equation.

Published: Mar 12, 2018 |