Datasheet4U Logo Datasheet4U.com

AT89C51AC3 - Enhanced 8-bit Microcontroller

This page provides the datasheet information for the AT89C51AC3, a member of the AT89C Enhanced 8-bit Microcontroller family.

Datasheet Summary

Description

The AT89C51AC3 is a high performance Flash version of the 80C51 single chip 8-bit microcontrollers.

In X2 mode a maximum external clock rate of 20 MHz reaches a 300 ns cycle time.

Features

  • 80C51 Core Architecture.
  • 256 Bytes of On-chip RAM.
  • 2048 Bytes of On-chip ERAM.
  • 64K Bytes of On-chip Flash Memory.
  • Data Retention: 10 Years at 85°C.
  • Read/Write Cycle: 100K.
  • Boot Code Section with Independent Lock Bits.
  • 2K Bytes of On-chip Flash for Bootloader.
  • In-System Programming by On-Chip UART Boot Program and IAP Capability.
  • 2K Bytes of On-chip EEPROM Read/Write Cycle: 100K.
  • Integrated Power M.

📥 Download Datasheet

Datasheet preview – AT89C51AC3

Datasheet Details

Part number AT89C51AC3
Manufacturer ATMEL Corporation
File Size 1.10 MB
Description Enhanced 8-bit Microcontroller
Datasheet download datasheet AT89C51AC3 Datasheet
Additional preview pages of the AT89C51AC3 datasheet.

📁 Similar Datasheet

  • AT89C51 - 8-Bit Microcontroller (ATMEL)
  • AT89C5131A-L - 8-bit Flash Microcontroller (ATMEL)
  • AT89C51SND1 - USB Microcontrollers (ATMEL)
  • AT8958252 - 8-bit Microcontroller (Atmel)
  • AT8985P - 6 Port 10/100 Mb/s Single Chip Ethernet Switch Controller (ATAN)
  • AT8989UP - 9 Port 10/100 Mb/s Single Chip Ethernet Switch Controller (ATAN)
  • AT89LP3240 - 8-bit Microcontroller (ATMEL)
  • AT89LP51 - 8-bit Microcontroller (ATMEL)
  • AT89LP51ED2 - 8-bit Microcontroller (ATMEL)
  • AT89LP51IC2 - 8-bit Flash Microcontroller (ATMEL)
Other Datasheets by ATMEL Corporation

Full PDF Text Transcription

Click to expand full text
Features • 80C51 Core Architecture • 256 Bytes of On-chip RAM • 2048 Bytes of On-chip ERAM • 64K Bytes of On-chip Flash Memory – Data Retention: 10 Years at 85°C – Read/Write Cycle: 100K • Boot Code Section with Independent Lock Bits • 2K Bytes of On-chip Flash for Bootloader • In-System Programming by On-Chip UART Boot Program and IAP Capability • 2K Bytes of On-chip EEPROM Read/Write Cycle: 100K • Integrated Power Monitor (POR: PFD) To Supervise Internal Power Supply • 14-sources 4-level Interrupts • Three 16-bit Timers/Counters • Full Duplex UART Compatible 80C51 • High-speed Architecture – In Standard Mode: 40 MHz (Vcc 3V to 5.5V, both Internal and external code execution) 60 MHz (Vcc 4.5V to 5.
Published: |