Datasheet4U Logo Datasheet4U.com

AT91CAP9S250A - (AT91CAP9S250A / AT91CAP9S500A) Customizable Microcontroller Processor

General Description

The AT91CAP9S500A/AT91CAP9S250A family is based on the integration of an ARM926EJ-S processor with fast ROM and SRAM memories, and a wide range of peripherals.

By providing up to 500K gates of metal programmable logic, AT91CAP9S500A/AT91CAP9S250A is the ideal platform for creating custom designs.

Key Features

  • Incorporates the ARM926EJ-S™ ARM® Thumb® Processor.
  • DSP Instruction Extensions, ARM Jazelle® Technology for Java® Acceleration.
  • 16 Kbyte Data Cache, 16 Kbyte Instruction Cache, Write Buffer.
  • 220 MIPS at 200 MHz.
  • Memory Management Unit.
  • EmbeddedICE™ In-circuit Emulation, Debug Communication Channel Support.
  • Additional Embedded Memories.
  • One 32 Kbyte Internal ROM, Single-cycle Access at Maximum Matrix Speed.
  • One 32 K.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AT91C140 Microcontrollers ATMEL
AT912AXS High Speed 12-Bit A/D Converter Anloy Technologies
AT9173 Bus Termination Regulator Attansic
AT9173 Bus Termination Regulator AME
AT91FR40162SB AT91 ARM Thumb-based Microcontrollers ATMEL

Other Datasheets by Atmel (now Microchip Technology)

Part Number Description
AT91CAP9S500A (AT91CAP9S250A / AT91CAP9S500A) Customizable Microcontroller Processor
AT91CAP9SC250A (AT91CAP9SC250A / AT91CAP9SC500A) Customizable Microcontroller Processor
AT91CAP9SC500A (AT91CAP9SC250A / AT91CAP9SC500A) Customizable Microcontroller Processor
AT91F40816 ARM Thumb Microcontrollers
AT91FR40162 AT91 ARM Thumb Microcontrollers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Features • Incorporates the ARM926EJ-S™ ARM® Thumb® Processor – DSP Instruction Extensions, ARM Jazelle® Technology for Java® Acceleration – 16 Kbyte Data Cache, 16 Kbyte Instruction Cache, Write Buffer – 220 MIPS at 200 MHz – Memory Management Unit – EmbeddedICE™ In-circuit Emulation, Debug Communication Channel Support • Additional Embedded Memories – One 32 Kbyte Internal ROM, Single-cycle Access at Maximum Matrix Speed – One 32 Kbyte Internal SRAM, Single-cycle Access at Maximum Matrix Speed • External Bus Interface (EBI) – EBI Supports Mobile DDR, SDRAM, Low Power SDRAM, Static Memory, Synchronous CellularRAM, ECC-enabled NAND Flash and CompactFlash™ • Metal Programmable (MP) Block – 500,000 Gates/250,000 Gates Metal Programmable Logic (through 5 Metal Layers) for AT91CAP9S500A/AT91CA