Datasheet4U Logo Datasheet4U.com

AS7C33256NTF36A - (AS7C33256NTF32A / AS7C33256NTF36A) 3.3V 256K x 2/36 Flowthrough Synchronous SRAM

Download the AS7C33256NTF36A datasheet PDF. This datasheet also covers the AS7C33256NTF32A variant, as both devices belong to the same (as7c33256ntf32a / as7c33256ntf36a) 3.3v 256k x 2/36 flowthrough synchronous sram family and are provided as variant models within a single manufacturer datasheet.

General Description

The AS7C33256NTF32A/36A family is a high performance CMOS 8 Mbit Synchronous Static Random Access Memory (Flowthrough SRAM) organized as 262,144 words × 32 or 36 bits and incorporates a LATE Write.

Key Features

  • Organization: 262,144 words × 32 or 36 bits.
  • NTD™ architecture for efficient bus operation.
  • Fast clock to data access: 7.5/8.5/10 ns.
  • Fast OE access time: 3.5/4.0 ns.
  • Fully synchronous operation.
  • Flow-through mode.
  • Asynchronous output enable control www. DataSheet4U. com.
  • Available in 100-pin TQFP.
  • Byte write enables.
  • Clock enable for operation hold.
  • Multiple chip enables for easy expansion.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (AS7C33256NTF32A_AllianceSemiconductorCorporation.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number AS7C33256NTF36A
Manufacturer Alliance Semiconductor Corporation
File Size 472.26 KB
Description (AS7C33256NTF32A / AS7C33256NTF36A) 3.3V 256K x 2/36 Flowthrough Synchronous SRAM
Datasheet download datasheet AS7C33256NTF36A Datasheet

Full PDF Text Transcription for AS7C33256NTF36A (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for AS7C33256NTF36A. For precise diagrams, and layout, please refer to the original PDF.

November 2004 ® AS7C33256NTF32A AS7C33256NTF36A 3.3V 256K×32/36 Flowthrough Synchronous SRAM with NTDTM Features • Organization: 262,144 words × 32 or 36 bits • NTD™ arch...

View more extracted text
DTM Features • Organization: 262,144 words × 32 or 36 bits • NTD™ architecture for efficient bus operation • Fast clock to data access: 7.5/8.5/10 ns • Fast OE access time: 3.5/4.0 ns • Fully synchronous operation • Flow-through mode • Asynchronous output enable control www.DataSheet4U.com • Available in 100-pin TQFP • Byte write enables • Clock enable for operation hold • Multiple chip enables for easy expansion • 3.3 core power supply • 2.5V or 3.