Datasheet4U Logo Datasheet4U.com

AS7C33512PFD18A - 3.3V 512K x 18 pipeline burst synchronous SRAM

Description

The AS7C33512PFD18A is a high performance CMOS 8-Mbit Synchronous Static Random Access Memory (SRAM) devices organized as 524,288 words × 18 bits and incorporate a pipeline for highest frequency on any given technology.

Features

  • Organization: 524,288 words × 18 bits.
  • Fast clock speeds to 166 MHz.
  • Fast clock to data access: 3.5/4.0 ns.
  • Fast OE access time: 3.5/4.0 ns.
  • Fully synchronous register-to-register operation.
  • Dual-cycle deselect.
  • Asynchronous output enable control www. DataSheet4U. com.
  • Individual byte write and global write.
  • Available in 100-pin TQFP package.
  • Linear.

📥 Download Datasheet

Datasheet preview – AS7C33512PFD18A

Datasheet Details

Part number AS7C33512PFD18A
Manufacturer Alliance Semiconductor Corporation
File Size 562.46 KB
Description 3.3V 512K x 18 pipeline burst synchronous SRAM
Datasheet download datasheet AS7C33512PFD18A Datasheet
Additional preview pages of the AS7C33512PFD18A datasheet.
Other Datasheets by Alliance Semiconductor Corporation

Full PDF Text Transcription

Click to expand full text
November 2004 ® AS7C33512PFD18A 3.3V 512K × 18 pipeline burst synchronous SRAM Features • Organization: 524,288 words × 18 bits • Fast clock speeds to 166 MHz • Fast clock to data access: 3.5/4.0 ns • Fast OE access time: 3.5/4.0 ns • Fully synchronous register-to-register operation • Dual-cycle deselect • Asynchronous output enable control www.DataSheet4U.com • Individual byte write and global write • Available in 100-pin TQFP package • • • • • • • Linear or interleaved burst control Snooze mode for reduced power-standby Common data inputs and data outputs Byte write enables Multiple chip enables for easy expansion 3.3V core power supply 2.5V or 3.
Published: |