Datasheet4U Logo Datasheet4U.com

AS4LC1M16S1 Datasheet (as4lcxmxxsx) 3.3v 2m X 8/1m X 16 CMOS Synchronous Dram

Manufacturer: Alliance Semiconductor

Overview: .. May 2001 Preliminary ® 3.3V 2M × 8/1M × 16 CMOS synchronous.

This datasheet includes multiple variants, all published together in a single manufacturer document.

Datasheet Details

Part number AS4LC1M16S1
Manufacturer Alliance Semiconductor
File Size 1.01 MB
Description (AS4LCxMxxSx) 3.3V 2M X 8/1M X 16 CMOS synchronous DRAM
Datasheet AS4LC1M16S1 AS4LC2M8S0 Datasheet (PDF)

General Description

Output disable/write

Key Features

  • Organization - 1,048,576 words × 8 bits × 2 banks (2M × 8) 11 row, 9 column address - 524,288 words × 16 bits × 2 banks (1M × 16) 11 row, 8 column address AS4LC2M8S1 AS4LC2M8S0 AS4LC1M16S1 AS4LC1M16S0.
  • All signals referenced to positive edge of clock, fully synchronous.
  • Dual internal banks controlled by A11 (bank select).
  • High speed - 143/125/100 MHz - 7/8/10 ns clock access time.
  • Auto refresh and self refresh.
  • PC100 functionality.

More Datasheets from Alliance Semiconductor

Part Number Description
AS4LC1M16S0 (AS4LCxMxxSx) 3.3V 2M X 8/1M X 16 CMOS synchronous DRAM
AS4LC1M16E5 3V 1M x 16 CMOS DRAM
AS4LC256K16E0 3.3V 256K X 16 CMOS DRAM (EDO)
AS4LC2M8S0 (AS4LCxMxxSx) 3.3V 2M X 8/1M X 16 CMOS synchronous DRAM
AS4LC2M8S1 (AS4LCxMxxSx) 3.3V 2M X 8/1M X 16 CMOS synchronous DRAM
AS4LC4M4F1 4M x 4 CMOS DRAM
AS4C128M16D2A-25BCN 2Gb DDR2
AS4C128M16D2A-25BIN 2Gb DDR2
AS4C128M16D3A-12BIN 2Gb Double-Data-Rate-3 DRAM
AS4C128M16D3B-12BCN Double-data-rate architecture

AS4LC1M16S1 Distributor