Datasheet4U Logo Datasheet4U.com

AD9520-1 - 12 LVPECL/24 CMOS Output Clock Generator

Features

  • Low phase noise, phase-locked loop (PLL) On-chip VCO tunes from 2.27 GHz to 2.65 GHz Optional external 3.3 V/5 V VCO/VCXO to 2.4 GHz 1 differential or 2 single-ended reference inputs Accepts CMOS, LVDS, or LVPECL references to 250 MHz Accepts 16.62 MHz to 33.3 MHz crystal for reference input Optional reference clock doubler Reference monitoring capability Automatic/manual reference holdover and reference switchover modes, with revertive switching Glitch-free switchover between references Automat.

📥 Download Datasheet

Datasheet preview – AD9520-1

Datasheet Details

Part number AD9520-1
Manufacturer Analog Devices
File Size 1.27 MB
Description 12 LVPECL/24 CMOS Output Clock Generator
Datasheet download datasheet AD9520-1 Datasheet
Additional preview pages of the AD9520-1 datasheet.

📁 Similar Datasheet

  • AD9256 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9256H - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580 - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD92580C - DIGITAL AMPLIFIER POWER STAGE (Elite Semiconductor)
  • AD9700 - Video Dispaly D/A Converter (ETC)
Other Datasheets by Analog Devices
  • AD9520-0 - 12 LVPECL/24 CMOS Output Clock Generator
  • AD9520-2 - 12 LVPECL/24 CMOS Output Clock Generator
  • AD9520-3 - 12 LVPECL/24 CMOS Output Clock Generator
  • AD9520-4 - 12 LVPECL/24 CMOS Output Clock Generator
  • AD9520-5 - 12 LVPECL/24 CMOS Output Clock Generator
  • AD9522-0 - 12 LVDS/24 CMOS Output Clock Generator
  • AD9522-1 - 12 LVDS/24 CMOS Output Clock Generator
  • AD9522-2 - 12 LVDS/24 CMOS Output Clock Generator

Full PDF Text Transcription

Click to expand full text
Data Sheet 12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.5 GHz VCO AD9520-1 FEATURES Low phase noise, phase-locked loop (PLL) On-chip VCO tunes from 2.27 GHz to 2.65 GHz Optional external 3.3 V/5 V VCO/VCXO to 2.4 GHz 1 differential or 2 single-ended reference inputs Accepts CMOS, LVDS, or LVPECL references to 250 MHz Accepts 16.62 MHz to 33.3 MHz crystal for reference input Optional reference clock doubler Reference monitoring capability Automatic/manual reference holdover and reference switchover modes, with revertive switching Glitch-free switchover between references Automatic recovery from holdover Digital or analog lock detect, selectable Optional zero delay operation Twelve 1.
Published: |