Full PDF Text Transcription for AD9520-2 (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
AD9520-2. For precise diagrams, and layout, please refer to the original PDF.
Data Sheet 12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.2 GHz VCO AD9520-2 FEATURES Low phase noise, phase-locked loop (PLL) On-chip VCO tunes from 2.02 GHz...
View more extracted text
w phase noise, phase-locked loop (PLL) On-chip VCO tunes from 2.02 GHz to 2.335 GHz Optional external 3.3 V/5 V VCO/VCXO to 2.4 GHz 1 differential or 2 single-ended reference inputs Accepts CMOS, LVDS, or LVPECL references to 250 MHz Accepts 16.62 MHz to 33.3 MHz crystal for reference input Optional reference clock doubler Reference monitoring capability Automatic/manual reference holdover and reference switchover modes, with revertive switching Glitch-free switchover between references Automatic recovery from holdover Digital or analog lock detect, selectable Optional zero delay operation Twelve 1.