Description
For a complete list of related documentation, click here.
Features
- Meets Rambus® Extended Data Rate (XDR™) clocking requirements.
- 25 ps typical cycle-to-cycle jitter.
- 135 dBc/Hz typical phase noise at 20 MHz offset.
- 100 or 133 MHz differential clock input.
- 300.
- 667 MHz high speed clock support.
- Quad (open drain) differential output drivers.
- Supports frequency multipliers: 3, 4, 5, 6, 9/2 and 15/4.
- Spread Aware™.
- 2.5 V operation.
- 28-pin TSSOP package
Device Comparison
CY24271 SDA hold time = 300.
CY24272 Datasheet
