Datasheet4U Logo Datasheet4U.com

CY24272 - Rambus XDR Clock Generator

General Description

For a complete list of related documentation, click here.

Key Features

  • Meets Rambus® Extended Data Rate (XDR™) clocking requirements.
  • 25 ps typical cycle-to-cycle jitter.
  • 135 dBc/Hz typical phase noise at 20 MHz offset.
  • 100 or 133 MHz differential clock input.
  • 300.
  • 667 MHz high speed clock support.
  • Quad (open drain) differential output drivers.
  • Supports frequency multipliers: 3, 4, 5, 6, 9/2 and 15/4.
  • Spread Aware™.
  • 2.5 V operation.
  • 28-pin TSSOP package Device Comparison CY24271 SDA hold time = 300.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CY24272 Rambus® XDR™ Clock Generator with Zero SDA Hold Time Rambus® XDR™ Clock Generator with Zero SDA Hold Time Features ■ Meets Rambus® Extended Data Rate (XDR™) clocking requirements ■ 25 ps typical cycle-to-cycle jitter ❐ –135 dBc/Hz typical phase noise at 20 MHz offset ■ 100 or 133 MHz differential clock input ■ 300–667 MHz high speed clock support ■ Quad (open drain) differential output drivers ■ Supports frequency multipliers: 3, 4, 5, 6, 9/2 and 15/4 ■ Spread Aware™ ■ 2.