Datasheet Details
| Part number | CY7C1215H |
|---|---|
| Manufacturer | Cypress (now Infineon) |
| File Size | 420.35 KB |
| Description | 1-Mbit (32K x 32) Pipelined Sync SRAM |
| Datasheet |
 CY7C1215H Datasheet
|
|
|
General Description
The CY7C1215H SRAM integrates 32K x 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation.
All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK).
Key Features
- Registered inputs and outputs for pipelined operation.
- 32K × 32 common I/O architecture.
- 3.3V core power supply (VDD).
- 2.5V/3.3V I/O power supply (VDDQ).
- Fast clock-to-output times.
- 3.5 ns (for 166-MHz device).
- Provide high-performance 3-1-1-1 access rate.
- User-selectable burst counter supporting Intel® Pentium® interleaved or linear burst sequences.
- Separate processor and controller address strobes.
- Synch.