Datasheet4U Logo Datasheet4U.com

CY7C1219H - 1-Mbit (32K x 36) Pipelined DCD Sync SRAM

Datasheet Summary

Description

The CY7C1219H SRAM integrates 32K x 36 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation.

All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK).

Features

  • Registered inputs and outputs for pipelined operation.
  • Optimal for performance (Double-Cycle deselect).
  • Depth expansion without wait state.
  • 32K × 36-bit common I/O architecture.
  • 3.3V core power supply (VDD).
  • 2.5V/3.3V I/O power supply (VDDQ).
  • Fast clock-to-output times.
  • 3.5 ns (for 166-MHz device).
  • Provide high-performance 3-1-1-1 access rate.
  • User-selectable burst counter supporting Intel® Pentium® interl.

📥 Download Datasheet

Datasheet preview – CY7C1219H

Datasheet Details

Part number CY7C1219H
Manufacturer Cypress Semiconductor
File Size 398.39 KB
Description 1-Mbit (32K x 36) Pipelined DCD Sync SRAM
Datasheet download datasheet CY7C1219H Datasheet
Additional preview pages of the CY7C1219H datasheet.
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
CY7C1219H www.DataSheet4U.com 1-Mbit (32K x 36) Pipelined DCD Sync SRAM Features • Registered inputs and outputs for pipelined operation • Optimal for performance (Double-Cycle deselect) — Depth expansion without wait state • 32K × 36-bit common I/O architecture • 3.3V core power supply (VDD) • 2.5V/3.3V I/O power supply (VDDQ) • Fast clock-to-output times — 3.
Published: |