Datasheet4U Logo Datasheet4U.com

CY7C1298F - 1-Mbit (64K x 18) Pipelined DCD Sync SRAM

Datasheet Summary

Description

The CY7C1298F SRAM integrates 65,536x18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation.

All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK).

Features

  • Registered inputs and outputs for pipelined operation.
  • Optimal for performance (Double-Cycle deselect).
  • Depth expansion without wait state.
  • 64K × 18-bit common I/O architecture.
  • 3.3V.
  • 5% and +10% core power supply (VDD).
  • 3.3V I/O supply (VDDQ).
  • Fast clock-to-output times.
  • 3.5ns (for 166-MHz device).
  • 4.0ns (for 133-MHz device).
  • Provide high-performance 3-1-1-1 access rate.
  • User-selectable b.

📥 Download Datasheet

Datasheet preview – CY7C1298F

Datasheet Details

Part number CY7C1298F
Manufacturer Cypress Semiconductor
File Size 361.00 KB
Description 1-Mbit (64K x 18) Pipelined DCD Sync SRAM
Datasheet download datasheet CY7C1298F Datasheet
Additional preview pages of the CY7C1298F datasheet.

📁 Similar Datasheet

  • CY7C1006D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C1011G - 2-Mbit (128K words x 16 bit) Static RAM (Cypress)
  • CY7C1041G - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GE - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GN - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1049GN - 4-Mbit (512K words x 8 bit) Static RAM (Cypress)
  • CY7C1061DV33 - 16-Mbit (1 M X 16) Static RAM (Cypress)
  • CY7C1061G - 16-Mbit (1 M words x 16 bit) Static RAM (Cypress)
  • CY7C106D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C1298H - 1-Mbit (64K x 18) Pipelined DCD Sync SRAM
  • CY7C1292DV18 - (CY7C1292DV18 / CY7C1294DV18) SRAM 2-Word Burst Architecture
  • CY7C1294DV18 - (CY7C1292DV18 / CY7C1294DV18) SRAM 2-Word Burst Architecture
  • CY7C1297F - 1-Mbit (64K x 18) Flow-Through Sync SRAM
  • CY7C1212F - 1-Mbit (64K x 18) Pipelined Sync SRAM
  • CY7C1212H - 1-Mbit (64K x 18) Pipelined Sync SRAM
  • CY7C1214F - 1-Mb (32K x 32) Flow-Through Sync SRAM
  • CY7C1214H - 1-Mbit (32K x 32) Flow-Through Sync SRAM

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com CY7C1298F 1-Mbit (64K x 18) Pipelined DCD Sync SRAM Features • Registered inputs and outputs for pipelined operation • Optimal for performance (Double-Cycle deselect) — Depth expansion without wait state • 64K × 18-bit common I/O architecture • 3.3V –5% and +10% core power supply (VDD) • 3.3V I/O supply (VDDQ) • Fast clock-to-output times — 3.5ns (for 166-MHz device) — 4.
Published: |