CY7C1354D - 9-Mbit (256K x 36) Pipelined SRAM

Product Overview

Cypress Semiconductor

Part number	CY7C1354D
Manufacturer	Cypress Semiconductor
File Size	1.21 MB
Description	9-Mbit (256K x 36) Pipelined SRAM
Datasheet	CY7C1354D Datasheet
Additional preview pages of the CY7C1354D datasheet.

The CY7C1354D are 3.3 V, 256K ×

Pin-compatible and functionally equivalent to ZBT.
Supports 200 MHz bus operations with zero wait states.
Available speed grade is 200 MHz.
Internally self-timed output buffer control to eliminate the need to use asynchronous OE.
Fully registered (inputs and outputs) for pipelined operation.
Byte write capability.
Single 3.3 V power supply (VDD).
3.3 V or 2.5 V I/O power supply (VDDQ).
Fast clock-to-output times.
3.2 ns (for 200 MHz device).

📁 Similar Datasheet

CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C131E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C136AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C136E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)

Other Datasheets by Cypress Semiconductor

Published: Mar 13, 2017 |