Datasheet4U Logo Datasheet4U.com

CY7C1425JV18 - (CY7C14xxJV18) SRAM 2-Word Burst Architecture

This page provides the datasheet information for the CY7C1425JV18, a member of the CY7C1412JV18 (CY7C14xxJV18) SRAM 2-Word Burst Architecture family.

Datasheet Summary

Description

The CY7C1410JV18, CY7C1425JV18, CY7C1412JV18, and CY7C1414JV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR-II architecture.

QDR-II architecture consists of two separate ports: the read port and the write port to access the memory array.

Features

  • Configurations CY7C1410JV18.
  • 4M x 8 CY7C1425JV18.
  • 4M x 9 CY7C1412JV18.
  • 2M x 18 CY7C1414JV18.
  • 1M x 36 Separate independent read and write data ports.
  • Supports concurrent transactions 267 MHz clock for high bandwidth 2-word burst on all accesses (data transferred at 534 MHz) at 267 MHz.
  • Double Data Rate (DDR) interfaces on both read and write ports www. DataSheet4U. com.
  • Functional.

📥 Download Datasheet

Datasheet preview – CY7C1425JV18

Datasheet Details

Part number CY7C1425JV18
Manufacturer Cypress Semiconductor
File Size 682.68 KB
Description (CY7C14xxJV18) SRAM 2-Word Burst Architecture
Datasheet download datasheet CY7C1425JV18 Datasheet
Additional preview pages of the CY7C1425JV18 datasheet.

📁 Similar Datasheet

  • CY7C1460SV25 - 36-Mbit (1M x 36/2M x 18) Pipelined SRAM (Cypress)
  • CY7C1462SV25 - 36-Mbit (1M x 36/2M x 18) Pipelined SRAM (Cypress)
  • CY7C1006D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C1011G - 2-Mbit (128K words x 16 bit) Static RAM (Cypress)
  • CY7C1041G - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GE - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GN - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1049GN - 4-Mbit (512K words x 8 bit) Static RAM (Cypress)
  • CY7C1061DV33 - 16-Mbit (1 M X 16) Static RAM (Cypress)
  • CY7C1061G - 16-Mbit (1 M words x 16 bit) Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C1425AV18 - 36-Mbit QDR-II SRAM 2-Word Burst Architecture
  • CY7C1425KV18 - 36-Mbit QDR II SRAM Two-Word Burst Architecture
  • CY7C1425V18 - (CY7C14xxV18) SRAM 2-Word Burst Architecture
  • CY7C142 - 2K x 8 Dual-Port Static RAM
  • CY7C1420AV18 - (CY7C14xxAV18) 36-Mbit DDR-II SRAM 2-Word Burst Architecture
  • CY7C1420BV18 - 36-Mbit DDR-II SRAM 2-Word Burst Architecture
  • CY7C1420JV18 - 36-Mbit DDR-II SRAM 2-Word Burst Architecture
  • CY7C1420KV18 - 36-Mbit DDR II SRAM Two-Word Burst Architecture

Full PDF Text Transcription

Click to expand full text
CY7C1410JV18, CY7C1425JV18 CY7C1412JV18, CY7C1414JV18 36-Mbit QDR™-II SRAM 2-Word Burst Architecture Features ■ Configurations CY7C1410JV18 – 4M x 8 CY7C1425JV18 – 4M x 9 CY7C1412JV18 – 2M x 18 CY7C1414JV18 – 1M x 36 Separate independent read and write data ports ❐ Supports concurrent transactions 267 MHz clock for high bandwidth 2-word burst on all accesses (data transferred at 534 MHz) at 267 MHz ■ ■ ■ Double Data Rate (DDR) interfaces on both read and write ports www.DataSheet4U.com ■ Functional Description The CY7C1410JV18, CY7C1425JV18, CY7C1412JV18, and CY7C1414JV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR-II architecture. QDR-II architecture consists of two separate ports: the read port and the write port to access the memory array.
Published: |