Datasheet4U Logo Datasheet4U.com

CY7C143 - 2K x 16 Dual-Port Static RAM

Download the CY7C143 datasheet PDF. This datasheet also covers the CY7 variant, as both devices belong to the same 2k x 16 dual-port static ram family and are provided as variant models within a single manufacturer datasheet.

Description

The CY7C133 and CY7C143 are high-speed CMOS 2K by 16 dual-port static RAMs.

Two ports are provided permitting independent access to any location in memory.

Features

  • True dual-ported memory cells which allow simultaneous reads of the same memory location.
  • 2K x 16 organization.
  • 0.65-micron CMOS for optimum speed/power.
  • High-speed access: 25/35/55 ns.
  • Low operating power: ICC = 150 mA (typ. ).
  • Fully asynchronous operation.
  • Master CY7C133 expands data bus width to 32 bits or more using slave CY7C143.
  • BUSY output flag on CY7C133; BUSY input flag on CY7C143.
  • Available in 68-pin PLCC.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CY7-C143.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C1460SV25 36-Mbit (1M x 36/2M x 18) Pipelined SRAM Cypress
CY7C1462SV25 36-Mbit (1M x 36/2M x 18) Pipelined SRAM Cypress
CY7C1006D 1-Mbit (256K x 4) Static RAM Cypress
CY7C1011G 2-Mbit (128K words x 16 bit) Static RAM Cypress
CY7C1041G 4-Mbit (256K words x 16 bit) Static RAM Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C140 1K x 8 Dual-Port Static Ram
CY7C140 1K x 8 Dual-Port Static RAM
CY7C141 1K x 8 Dual-Port Static RAM
CY7C1410AV18 (CY7C14xxAV18) 36-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1410JV18 (CY7C14xxJV18) SRAM 2-Word Burst Architecture

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CY7C133 CY7C143 2K x 16 Dual-Port Static RAM Features • True dual-ported memory cells which allow simultaneous reads of the same memory location • 2K x 16 organization • 0.65-micron CMOS for optimum speed/power • High-speed access: 25/35/55 ns • Low operating power: ICC = 150 mA (typ.) • Fully asynchronous operation • Master CY7C133 expands data bus width to 32 bits or more using slave CY7C143 • BUSY output flag on CY7C133; BUSY input flag on CY7C143 • Available in 68-pin PLCC Functional Description The CY7C133 and CY7C143 are high-speed CMOS 2K by 16 dual-port static RAMs. Two ports are provided permitting independent access to any location in memory.
Published: |