Datasheet4U Logo Datasheet4U.com

CY7C1474BV25 - (CY7C147xBV25) 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM

This page provides the datasheet information for the CY7C1474BV25, a member of the CY7C1470BV25 (CY7C147xBV25) 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM family.

Datasheet Summary

Description

The CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25 are 2.5V, 2M x 36/4M x 18/1M x 72 synchronous pipelined burst SRAMs with No Bus Latency™ (NoBL™) logic, respectively.

They are designed to support unlimited true back-to-back read or write operations with no wait states.

Features

  • Functional.

📥 Download Datasheet

Datasheet preview – CY7C1474BV25

Datasheet Details

Part number CY7C1474BV25
Manufacturer Cypress Semiconductor
File Size 922.52 KB
Description (CY7C147xBV25) 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM
Datasheet download datasheet CY7C1474BV25 Datasheet
Additional preview pages of the CY7C1474BV25 datasheet.
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
CY7C1470BV25 CY7C1472BV25, CY7C1474BV25 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL™ Architecture Features ■ ■ Functional Description The CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25 are 2.5V, 2M x 36/4M x 18/1M x 72 synchronous pipelined burst SRAMs with No Bus Latency™ (NoBL™) logic, respectively. They are designed to support unlimited true back-to-back read or write operations with no wait states. The CY7C1470BV25, CY7C1472BV25, and CY7C1474BV25 are equipped with the advanced (NoBL) logic required to enable consecutive read or write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data in systems that require frequent read or write transitions.
Published: |