Datasheet4U Logo Datasheet4U.com

CY7C1474BV33 - 72-Mbit (2 M x 36/4 M x 18/1 M x 72) Pipelined SRAM

This page provides the datasheet information for the CY7C1474BV33, a member of the CY7C1470BV33 72-Mbit (2 M x 36/4 M x 18/1 M x 72) Pipelined SRAM family.

Datasheet Summary

Features

  • Pin-compatible and functionally equivalent to ZBT™.
  • Supports 250 MHz bus operations with zero wait states.
  • Available speed grades are 250, 200, and 167 MHz.
  • Internally self timed output buffer control to eliminate the need to use asynchronous OE.
  • Fully registered (inputs and outputs) for pipelined operation.
  • Byte Write capability.
  • Single 3.3 V power supply.
  • 3.3 V/2.5 V I/O power supply.
  • Fast clock-to-output time.
  • 3.0 ns (for 250 MHz devic.

📥 Download Datasheet

Datasheet preview – CY7C1474BV33

Datasheet Details

Part number CY7C1474BV33
Manufacturer Cypress Semiconductor
File Size 740.91 KB
Description 72-Mbit (2 M x 36/4 M x 18/1 M x 72) Pipelined SRAM
Datasheet download datasheet CY7C1474BV33 Datasheet
Additional preview pages of the CY7C1474BV33 datasheet.
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
CY7C1470BV33 CY7C1472BV33 CY7C1474BV33 72-Mbit (2 M × 36/4 M × 18/1 M × 72) Pipelined SRAM with NoBL™ Architecture 72-Mbit (2 M × 36/4 M × 18/1 M × 72) Pipelined SRAM with NoBL™ Architecture Features ■ Pin-compatible and functionally equivalent to ZBT™ ■ Supports 250 MHz bus operations with zero wait states ❐ Available speed grades are 250, 200, and 167 MHz ■ Internally self timed output buffer control to eliminate the need to use asynchronous OE ■ Fully registered (inputs and outputs) for pipelined operation ■ Byte Write capability ■ Single 3.3 V power supply ■ 3.3 V/2.5 V I/O power supply ■ Fast clock-to-output time ❐ 3.
Published: |