Datasheet4U Logo Datasheet4U.com

CY2DL1504 - 1:4 Differential LVDS Fanout Buffer

Datasheet Summary

Description

The CY2DL1504 is an ultra-low noise, low-skew, low-propagation delay 1:4 differential LVDS fanout buffer targeted to meet the requirements of high-speed clock distribution applications.

Features

  • Select one of two differential (LVPECL, LVDS, HCSL, or CML) input pairs to distribute to four LVDS output pairs.
  • Translates any single-ended input signal to 3.3 V LVDS levels with resistor bias on INx# input.
  • 30 ps maximum output-to-output skew.
  • 480 ps maximum propagation delay.
  • 0.11 ps maximum additive RMS phase jitter at 156.25 MHz (12 kHz to 20 MHz offset).
  • Up to 1.5 GHz operation.
  • Output enable and synchronous clock enable functions.
  • 20-pin TSSOP.

📥 Download Datasheet

Datasheet preview – CY2DL1504

Datasheet Details

Part number CY2DL1504
Manufacturer Cypress
File Size 311.92 KB
Description 1:4 Differential LVDS Fanout Buffer
Datasheet download datasheet CY2DL1504 Datasheet
Additional preview pages of the CY2DL1504 datasheet.

📁 Similar Datasheet

  • CY2DL1510 - 1:10 Differential LVDS Fanout Buffer (Cypress Semiconductor)
  • CY2DL814 - 1:4 Clock Fanout Buffer (Cypress Semiconductor)
  • CY2DL818 - 1:8 Clock Fanout Buffer (Cypress Semiconductor)
  • CY2DM1502 - 1:2 CML Fanout Buffer (Cypress Semiconductor)
  • CY2DP1502 - 1:2 LVPECL Fanout Buffer (Cypress Semiconductor)
  • CY2DP1504 - 1:4 LVPECL Fanout Buffer (Cypress Semiconductor)
  • CY2DP3110 - Differential Clock/Data Fanout Buffer (Cypress Semiconductor)
  • CY2DP3120 - Differential Clock/Data Fanout Buffer (Cypress Semiconductor)
  • CY2DP314 - 1 of 2:4 Differential Clock/Data Fanout Buffer (Cypress Semiconductor)
  • CY2DP818 - 1:8 Clock Fanout Buffer (Cypress Semiconductor)
Other Datasheets by Cypress
  • CY2DP1510 - 1:10 LVPECL Fanout Buffer
  • CY2DP814 - 1:4 Clock Fanout Buffer
  • CY22392 - Automotive Flash Programmable Clock Generator
  • CY2304 - 3.3V Zero Delay Buffer
  • CY2304NZ - Four Output PCI-X and General Purpose Buffer
  • CY2305 - Low Cost 3.3 V Zero Delay Buffer
  • CY2308 - 3.3V Zero Delay Buffer
  • CY2309 - Low Cost 3.3 V Zero Delay Buffer

Full PDF Text Transcription

Click to expand full text
CY2DL1504 1:4 Differential LVDS Fanout Buffer with Selectable Clock Input na1:4 Differential LVDS Fanout Buffer with Selectable Clock Input Features ■ Select one of two differential (LVPECL, LVDS, HCSL, or CML) input pairs to distribute to four LVDS output pairs ■ Translates any single-ended input signal to 3.3 V LVDS levels with resistor bias on INx# input ■ 30 ps maximum output-to-output skew ■ 480 ps maximum propagation delay ■ 0.11 ps maximum additive RMS phase jitter at 156.25 MHz (12 kHz to 20 MHz offset) ■ Up to 1.5 GHz operation ■ Output enable and synchronous clock enable functions ■ 20-pin TSSOP ■ 2.5 V or 3.
Published: |