Datasheet4U Logo Datasheet4U.com

CY2DP814 - 1:4 Clock Fanout Buffer

Datasheet Summary

Description

The Cypress CY2 series of network circuits are produced using advanced 0.35-micron CMOS technology, achieving the industry’s fastest logic.

Features

  • Low-voltage operation.
  • VDD = 3.3 V.
  • 1:4 fanout.
  • Single input configurable for LVDS, LVPECL, or LVTTL.
  • Four differential pairs of LVPECL outputs.
  • Drives 50-ohm load.
  • Low input capacitance.
  • Less than 4 ns typical propagation delay.
  • 85 ps typical output-to-output skew.
  • Commercial temperature range.
  • Available in TSSOP package Logic Block Diagram EN1 1 EN2 8 IN+ 6 IN- 7 LVDS / LVPECL / LVTTL CONFIG 2.

📥 Download Datasheet

Datasheet preview – CY2DP814

Datasheet Details

Part number CY2DP814
Manufacturer Cypress
File Size 215.55 KB
Description 1:4 Clock Fanout Buffer
Datasheet download datasheet CY2DP814 Datasheet
Additional preview pages of the CY2DP814 datasheet.

📁 Similar Datasheet

  • CY2DP818 - 1:8 Clock Fanout Buffer (Cypress Semiconductor)
  • CY2DP1502 - 1:2 LVPECL Fanout Buffer (Cypress Semiconductor)
  • CY2DP1504 - 1:4 LVPECL Fanout Buffer (Cypress Semiconductor)
  • CY2DP3110 - Differential Clock/Data Fanout Buffer (Cypress Semiconductor)
  • CY2DP3120 - Differential Clock/Data Fanout Buffer (Cypress Semiconductor)
  • CY2DP314 - 1 of 2:4 Differential Clock/Data Fanout Buffer (Cypress Semiconductor)
  • CY2DL1510 - 1:10 Differential LVDS Fanout Buffer (Cypress Semiconductor)
  • CY2DL814 - 1:4 Clock Fanout Buffer (Cypress Semiconductor)
  • CY2DL818 - 1:8 Clock Fanout Buffer (Cypress Semiconductor)
  • CY2DM1502 - 1:2 CML Fanout Buffer (Cypress Semiconductor)
Other Datasheets by Cypress
  • CY2DP1510 - 1:10 LVPECL Fanout Buffer
  • CY2DL1504 - 1:4 Differential LVDS Fanout Buffer
  • CY22392 - Automotive Flash Programmable Clock Generator
  • CY2304 - 3.3V Zero Delay Buffer
  • CY2304NZ - Four Output PCI-X and General Purpose Buffer
  • CY2305 - Low Cost 3.3 V Zero Delay Buffer
  • CY2308 - 3.3V Zero Delay Buffer
  • CY2309 - Low Cost 3.3 V Zero Delay Buffer

Full PDF Text Transcription

Click to expand full text
CY2DP814 1:4 Clock Fanout Buffer 1:4 Clock Fanout Buffer Features ■ Low-voltage operation ■ VDD = 3.3 V ■ 1:4 fanout ■ Single input configurable for LVDS, LVPECL, or LVTTL ■ Four differential pairs of LVPECL outputs ■ Drives 50-ohm load ■ Low input capacitance ■ Less than 4 ns typical propagation delay ■ 85 ps typical output-to-output skew ■ Commercial temperature range ■ Available in TSSOP package Logic Block Diagram EN1 1 EN2 8 IN+ 6 IN- 7 LVDS / LVPECL / LVTTL CONFIG 2 Description The Cypress CY2 series of network circuits are produced using advanced 0.35-micron CMOS technology, achieving the industry’s fastest logic. The Cypress CY2DP814 fanout buffer features a single LVDSor a single LVPECL-compatible input and four LVPECL output pairs.
Published: |