Datasheet4U Logo Datasheet4U.com

74AUP2G07 - DUAL BUFFERS

General Description

The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications.

The 74AUP2G07 is composed of two buffers with open drain outputs designed for operation over a power supply range of 0.8V to 3.6V.

Key Features

  • Advanced Ultra Low Power (AUP) CMOS.
  • Supply Voltage Range from 0.8V to 3.6V.
  • -4mA Output Drive at 3.0V.
  • Low Static Power Consumption.
  • ICC < 0.9µA.
  • Low Dynamic Power Consumption.
  • CPD = 1.2pF Typical at 3.6V.
  • Schmitt Trigger Action at All Inputs Make the Circuit Tolerant for Slower Input Rise and Fall Time. The Hysteresis is Typically 250mV at VCC = 3.0V.
  • IOFF Supports Partial-Power-Down Mode Operation.
  • ESD Protection per JESD 22.
  • Exceeds 200.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74AUP2G07 Low-power dual buffer NXP Semiconductors
74AUP2G07 Low-power dual buffer nexperia
74AUP2G00 Low-power dual 2-input NAND gate NXP
74AUP2G00 Low-power dual 2-input NAND gate nexperia
74AUP2G00-Q100 Low-power dual 2-input NAND gate nexperia

Other Datasheets by Diodes Incorporated

Part Number Description
74AUP2G00 DUAL NAND GATE
74AUP2G02 DUAL NOR GATE
74AUP2G04 DUAL INVERTERS
74AUP2G06 DUAL INVERTERS
74AUP2G08 DUAL AND GATE

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
NEW PRODUCT 74AUP2G07 DUAL BUFFERS WITH OPEN DRAIN OUTPUTS Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications. The 74AUP2G07 is composed of two buffers with open drain outputs designed for operation over a power supply range of 0.8V to 3.6V. The device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output preventing damaging current backflow when the device is powered down. The gates perform the positive Boolean function: YA Features  Advanced Ultra Low Power (AUP) CMOS  Supply Voltage Range from 0.8V to 3.6V  -4mA Output Drive at 3.0V  Low Static Power Consumption  ICC < 0.9µA  Low Dynamic Power Consumption  CPD = 1.2pF Typical at 3.