Datasheet4U.com

74AUP2G07 - Low-power dual buffer

Product Overview

nexperia

📥 Download Datasheet

74AUP2G07 Low-power dual buffer by nexperia - Datasheet Preview — Datasheet preview – 74AUP2G07

Datasheet Details

Part number	74AUP2G07
Manufacturer	nexperia
File Size	256.34 KB
Description	Low-power dual buffer
Datasheet	74AUP2G07 Datasheet
Additional preview pages of the 74AUP2G07 datasheet.

Product details

Description

The 74AUP2G07 is a dual buffer with open-drain outputs.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.

Features

Wide supply voltage range from 0.8 V to 3.6 V.
CMOS low power dissipation.
High noise immunity.
Overvoltage tolerant inputs to 3.6 V.
Low noise overshoot and undershoot < 10 % of VCC.
IOFF circuitry provides partial Power-down mode operation.
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
Low static-power consumption; ICC = 0.9 μA (maximum).
Complies with JEDEC standards:.
JESD8-12 (0.8.

📁 Similar Datasheet

74AUP2G07 - Low-power dual buffer (NXP Semiconductors)
74AUP2G07 - DUAL BUFFERS (Diodes)
74AUP2G00 - Low-power dual 2-input NAND gate (NXP)
74AUP2G00 - DUAL NAND GATE (Diodes)
74AUP2G02 - DUAL NOR GATE (Diodes)
74AUP2G02 - Low-power Dual 2-input NOR Gate (NXP)
74AUP2G04 - Low-power dual inverter (NXP)
74AUP2G04 - DUAL INVERTERS (Diodes)

Other Datasheets by nexperia

74AUP2G00 - Low-power dual 2-input NAND gate
74AUP2G00-Q100 - Low-power dual 2-input NAND gate
74AUP2G02 - Low-power dual 2-input NOR gate
74AUP2G04 - Low-power dual inverter
74AUP2G04-Q100 - Low-power dual inverter
74AUP2G06 - Low-power dual inverter

Published: Jul 25, 2019 |