M14D128168A - DDR-II SDRAM

Datasheet Summary

Features

JEDEC Standard VDD = 1.8V ± 0.1V, VDDQ = 1.8V ± 0.1V Internal pipelined double-data-rate architecture; two data access per clock cycle Bi-directional differential data strobe (DQS, DQS ); DQS can be disabled for single-ended data strobe operation. On-chip DLL Differential clock inputs (CLK and CLK ) DLL aligns DQ and DQS transition with CLK transition 1KB page size - Row address: A0 to A11 - Column address: A0 to A8 Quad bank operation CAS Latency : 3, 4, 5, 6, 7 Additive Latency: 0, 1, 2, 3, 4,.

ESMT

📥 Download Datasheet

Datasheet Details

Part number	M14D128168A
Manufacturer	ESMT
File Size	1.03 MB
Description	DDR-II SDRAM
Datasheet	M14D128168A Datasheet
Additional preview pages of the M14D128168A datasheet.

📁 Similar Datasheet

M140NWR1-R0 - TFT LCD (IVO)
M140NWR2-R0 - TFT LCD (IVO)
M140NWR2-R1 - TFT LCD (IVO)
M140NWR2-R2 - TFT LCD (IVO)
M141-X76C - TFT Color LCD (IMES)
M141-X76H - TFT Color LCD (IMES)
M141NWW1-101 - TFT LCD (MTDis)
M141NWW1-103 - TFT LCD Module (IVO)
M141X101 - LCD MODULE (CHI MEI)
M141X102 - LCD MODULE (CHI MEI)

Other Datasheets by ESMT

M14D1G1664A - DDR-II SDRAM
M14D1G1664A-1.5BG2P - DDR-II SDRAM
M14D1G1664A-1.5BG2S - DDR-II SDRAM
M14D1G1664A-1.6BG2P - DDR-II SDRAM
M14D1G1664A-1.6BG2S - DDR-II SDRAM
M14D1G1664A-1.8BG2P - DDR-II SDRAM
M14D1G1664A-1.8BG2S - DDR-II SDRAM
M14D1G1664A-2.5BG2P - DDR-II SDRAM

Full PDF Text Transcription

Click to expand full text

ESMT DDR II SDRAM M14D128168A (2Y) 2M x 16 Bit x 4 Banks DDR II SDRAM Features JEDEC Standard VDD = 1.8V ± 0.1V, VDDQ = 1.8V ± 0.1V Internal pipelined double-data-rate architecture; two data access per clock cycle Bi-directional differential data strobe (DQS, DQS ); DQS can be disabled for single-ended data strobe operation.

Published: Sep 20, 2018 |