Datasheet4U Logo Datasheet4U.com

M52D5123216A - Mobile Synchronous DRAM

Description

The M52D5123216A is 536,870,912 bits synchronous high data rate Dynamic RAM organized as 4 x 4,194,304 words by 32 bits.

Synchronous design allows precise cycle controls with the use of system clock I/O transactions are possible on every clock cycle.

Features

  • 1.8V power supply.
  • LVCMOS compatible with multiplexed address.
  • Four banks operation.
  • MRS cycle with address key programs - CAS Latency (2, 3) - Burst Length (1, 2, 4, 8 & full page) - Burst Type (Sequential & Interleave).
  • EMRS cycle with address.
  • All inputs are sampled at the positive going edge of the system clock.
  • Special function support - PASR (Partial Array Self Refresh) - TCSR (Temperature Compensated Self Refresh) - DS (Driver Strength) - Deep Power Dow.

📥 Download Datasheet

Datasheet Details

Part number M52D5123216A
Manufacturer ESMT
File Size 1.86 MB
Description Mobile Synchronous DRAM
Datasheet download datasheet M52D5123216A Datasheet

Full PDF Text Transcription

Click to expand full text
ESMT Mobile SDRAM FEATURES  1.8V power supply  LVCMOS compatible with multiplexed address  Four banks operation  MRS cycle with address key programs - CAS Latency (2, 3) - Burst Length (1, 2, 4, 8 & full page) - Burst Type (Sequential & Interleave)  EMRS cycle with address  All inputs are sampled at the positive going edge of the system clock  Special function support - PASR (Partial Array Self Refresh) - TCSR (Temperature Compensated Self Refresh) - DS (Driver Strength) - Deep Power Down (DPD) Mode  DQM for masking  Auto & self refresh  64ms refresh period (8K cycle) M52D5123216A 4M x 32 Bit x 4 Banks Mobile Synchronous DRAM ORDERING INFORMATION Product ID Max Freq.
Published: |