M52D5123216A Overview
The M52D5123216A is 536,870,912 bits synchronous high data rate Dynamic RAM organized as 4 x 4,194,304 words by 32 bits. Synchronous design allows precise cycle controls with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth, high...
M52D5123216A Key Features
- 1.8V power supply
- LVCMOS patible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
- CAS Latency (2, 3)
- Burst Length (1, 2, 4, 8 & full page)
- Burst Type (Sequential & Interleave)
- EMRS cycle with address
- All inputs are sampled at the positive going edge of the system clock
- Special function support