DESCRIPTION
+122dB True DNR per channel +125dB True DNR 2 channel mode -115dB THD+N ratio per channel High Sample Rates Integrated Analog PLL Integrated Low Noise ADC Reference Regulators Very high dynamic range with ultra-low noise and distortion Support for sample rates up to and including 768kHz (using 64FS mode) Improved low jitter Analog PLL to generate clocks and optionally eliminate the need for external oscillator with no performance loss Reduces BOM cost and printed circuit board (PCB) area S/PDIF Encoding Integrated PCM data to S/PDIF output format Customizable Filter Selection 8 preset digital optimal filters + a DC blocking filter I²C, SPI & Hardware Control Interface Standard I²C or SPI interface for programming registers, or by bootstrapping pins in Hardware (HW) mode Multiple Output Formats Supports Serial Data Interface including TDM, I²S, LJ and S/PDIF outputs Low Power Consumption (mW/ch) Simplifies Power Supply Design Low Pin Count Standardized Packages 5mm x 5mm, 40...
ESS
