EBE11UD8AGFA - 1GB Unbuffered DDR2 SDRAM DIMM

Datasheet Summary

Description

The EBE11UD8AGFA is 128M words × 64 bits, 2 ranks DDR2 SDRAM unbuffered module, mounting 16 pieces of 512M bits DDR2 SDRAM sealed in FBGA (µBGA) package.

Read and write operations are performed at the cross points of the CK and the /CK.

Features

240-pin socket type dual in line memory module (DIMM)  PCB height: 30.0mm  Lead pitch: 1.0mm  Lead-free (RoHS compliant).
Power supply: VDD = 1.8V± 0.1V.
Data rate: 667Mbps/533Mbps/400Mbps (max. ).
SSTL_18 compatible I/O.
Double-data-rate architecture: two data transfers per clock cycle.
Bi-directional, differential data strobe (DQS and /DQS) is transmitted/received with data, to be used in capturing data at the receiver.
DQS is e.

Elpida Memory

📥 Download Datasheet

Datasheet Details

Part number	EBE11UD8AGFA
Manufacturer	Elpida Memory
File Size	239.13 KB
Description	1GB Unbuffered DDR2 SDRAM DIMM
Datasheet	EBE11UD8AGFA Datasheet
Additional preview pages of the EBE11UD8AGFA datasheet.

📁 Similar Datasheet

Other Datasheets by Elpida Memory

EBE11UD8AGSA - 1GB DDR2 SDRAM SO-DIMM
EBE11UD8AGUA - 1GB DDR2 SDRAM SO-DIMM
EBE11UD8AGWA - 1GB Unbuffered DDR2 SDRAM DIMM
EBE11UD8ABDA - 1GB DDR2 SDRAM SO-DIMM
EBE11UD8ABFA - 1GB Unbuffered DDR2 SDRAM DIMM
EBE11UD8ABFV - 1GB Unbuffered DDR2 SDRAM DIMM HYPER DIMM
EBE11UD8AEFA - 1GB Unbuffered DDR2 SDRAM DIMM
EBE11UD8AEFA-6 - 1GB Unbuffered DDR2 SDRAM DIMM

Full PDF Text Transcription

Click to expand full text

DATA SHEET www.DataSheet4U.com 1GB Unbuffered DDR2 SDRAM DIMM EBE11UD8AGFA (128M words × 64 bits, 2 Ranks) Description The EBE11UD8AGFA is 128M words × 64 bits, 2 ranks DDR2 SDRAM unbuffered module, mounting 16 pieces of 512M bits DDR2 SDRAM sealed in FBGA (µBGA) package. Read and write operations are performed at the cross points of the CK and the /CK. This highspeed data transfer is realized by the 4 bits prefetchpipelined architecture. Data strobe (DQS and /DQS) both for read and write are available for high speed and reliable data bus design. By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable. This module provides high density mounting without utilizing surface mount technology.

Published: Mar 21, 2010 |