Datasheet4U Logo Datasheet4U.com

EDD2516AKTA-5-E - 256M bits DDR SDRAM (16M words x16 bits DDR400)

Description

The EDD2516AKTA-5 is a 256M bits DDR SDRAM organized as 4,194,304 words × 16 bits × 4 banks.

Read and write operations are performed at the cross points of the CK and the /CK.

This high-speed data transfer is realized by the 2 bits prefetch-pipelined architecture.

Features

  • Power supply: VDD, VDDQ = 2.6V ± 0.1V.
  • Data rate: 400Mbps (max. ).
  • Double Data Rate architecture; two data transfers per clock cycle.
  • Bi-directional data strobe (DQS) is transmitted /received with data for capturing data at the receiver.
  • Data inputs, outputs, and DM are synchronized with DQS.
  • 4 internal banks for concurrent operation.
  • DQS is edge aligned with data for READs; center aligned with data for WRITEs.
  • Differential.

📥 Download Datasheet

Datasheet preview – EDD2516AKTA-5-E

Datasheet Details

Part number EDD2516AKTA-5-E
Manufacturer Elpida Memory
File Size 602.00 KB
Description 256M bits DDR SDRAM (16M words x16 bits DDR400)
Datasheet download datasheet EDD2516AKTA-5-E Datasheet
Additional preview pages of the EDD2516AKTA-5-E datasheet.

📁 Similar Datasheet

  • EDD11 - Doppelendtriode (TELEFUNKEN)
Other Datasheets by Elpida Memory

Full PDF Text Transcription

Click to expand full text
( DataSheet : www.DataSheet4U.com ) DATA SHEET 256M bits DDR SDRAM EDD2516AKTA-5-E (16M words × 16 bits, DDR400) Description The EDD2516AKTA-5 is a 256M bits DDR SDRAM organized as 4,194,304 words × 16 bits × 4 banks. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data transfer is realized by the 2 bits prefetch-pipelined architecture. Data strobe (DQS) both for read and write are available for high speed and reliable data bus design. By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable. It is packaged in 66-pin plastic TSOP (II). Pin Configurations /xxx indicates active low signal.
Published: |