Datasheet4U Logo Datasheet4U.com

EM68932DVKA - 4M x 32 Mobile DDR Synchronous DRAM

General Description

Table 2.

Differential Clock: CK, CK are driven by the system clock.

All SDRAM input signals are sampled on the positive edge of CK.

Key Features

  • Fast clock rate: 166/133 MHz Differential Clock CK & CK Bi-directional DQS Four internal banks, 1M x 32-bit for each bank Edge-aligned with read data, centered in write data Programmable Mode and Extended Mode Registers - CAS Latency: 2, or 3 - Burst length: 2, 4, or 8 - Burst Type: Sequential & Interleaved - PASR (Partial Array Self Refresh) - Auto TCSR (Temperature Compensated Self Refresh) - DS (Drive Strength).
  • Individual byte writes mask control.
  • DM Write Latency = 0.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
EM680FU16A 512Kx16 SRAM Emerging Memory & Logic Solutions
EM680FV8AU 1Mx8 SRAM Emerging Memory & Logic Solutions
EM6812 Ultra Low Power 8-bit FLASH Microcontroller EM Microelectronic
EM6819 Sub-1V (0.6V) 8bit Flash MCU DC-DC Converter EM Microelectronic
EM6819F2-A000 Sub-1V (0.6V) 8bit Flash MCU DC-DC Converter EM Microelectronic

Other Datasheets by Etron Technology

Part Number Description
EM68932DVKB 4M x 32 Mobile DDR Synchronous DRAM
EM68916CWQA 8M x 16 bit DDRII Synchronous DRAM
EM68916DVAA 8M x 16 Mobile DDR Synchronous DRAM
EM68A16CBQC 16M x 16 bit DDRII Synchronous DRAM
EM68B08CWAH 64M x 8 bit DDRII Synchronous DRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet.co.kr EtronTech Etron Confidential Features Fast clock rate: 166/133 MHz Differential Clock CK & CK Bi-directional DQS Four internal banks, 1M x 32-bit for each bank Edge-aligned with read data, centered in write data Programmable Mode and Extended Mode Registers - CAS Latency: 2, or 3 - Burst length: 2, 4, or 8 - Burst Type: Sequential & Interleaved - PASR (Partial Array Self Refresh) - Auto TCSR (Temperature Compensated Self Refresh) - DS (Drive Strength) • Individual byte writes mask control • DM Write Latency = 0 • Precharge Standby Current = 100 µA • Self Refresh Current = 200 µA • Deep power-down Current = 10 µA max. at 85 • Auto Refresh and Self Refresh • 4096 refresh cycles / 64ms • No DLL (Delay Lock Loop), to reduce power; CK to DQS is not synchronized.