Datasheet4U Logo Datasheet4U.com

XRK69772 - 1:12 LVCMOS PLL CLOCK GENERATOR

Description

The XRK69772 is a PLL based LVCMOS Clock Generator targeted for high performance and low skew clock distribution applications.

Features

  • Fully Integrated PLL.
  • Selectable crystal oscillator or LVCMOS inputs for reference clock source.
  • 14 LVCMOS outputs.
  • 3 banks with 4 outputs each. Frequencies can be individually controlled by bank 1 dedicated feedback with frequency control 1 Sync.
  • VCO Range 200MHz to 480MHz Output freq. range: 5MHz to 240MHz Max Output Skew of 250ps Cycle-to-cycle jitter: 150ps (typ).

📥 Download Datasheet

Datasheet preview – XRK69772

Datasheet Details

Part number XRK69772
Manufacturer Exar (now MaxLinear)
File Size 177.65 KB
Description 1:12 LVCMOS PLL CLOCK GENERATOR
Datasheet download datasheet XRK69772 Datasheet
Additional preview pages of the XRK69772 datasheet.

📁 Similar Datasheet

Other Datasheets by Exar Corporation
  • XRK69773 - 1:12 LVCMOS PLL CLOCK GENERATOR
  • XRK69774 - 1:14 LVCMOS PLL CLOCK GENERATOR
  • XRK697H73 - 1:12 LVCMOS PLL CLOCK GENERATOR
  • XRK32308 - 3.3V ZERO DELAY BUFFER
  • XRK32309 - LOW-COST 3.3V ZERO DELAY BUFFER
  • XRK32510 - 3.3V PHASE-LOCK LOOP CLOCK DRIVER
  • XRK39351 - 9-OUTPUT PLL CLOCK DRIVER
  • XRK39653 - 8-OUTPUT ZERO DELAY BUFFER

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com APRIL 2006 PRELIMINARY XRK69772 REV. P1.0.0 1:12 LVCMOS PLL CLOCK GENERATOR GENERAL DESCRIPTION The XRK69772 is a PLL based LVCMOS Clock Generator targeted for high performance and low skew clock distribution applications. The XRK69772 can select between one of three reference inputs and provides 14 LVCMOS outputs -12 outputs (3 banks of 4) for clock distribution, 1 for feedback and 1 for synchronization. The XRK69772 is a highly flexible device. It can be configured to accept either a crystal oscillator input or one of two LVCMOS compatible inputs for use as the input reference clock source. To support clock redundancy, two LVCMOS inputs are provided. Switching the internal reference clock is controlled by the control input, CLK_SEL.
Published: |