Datasheet4U Logo Datasheet4U.com

XRK69773 - 1:12 LVCMOS PLL CLOCK GENERATOR

Description

The XRK69773 is a PLL based LVCMOS Clock Generator targeted for high performance and low skew clock distribution applications.

Features

  • Fully Integrated PLL.
  • Selectable Differential PECL or LVCMOS inputs for reference clock source.
  • 14 LVCMOS outputs.
  • 3 banks with 4 outputs each. Frequencies can be individually controlled by bank 1 dedicated feedback with frequency control 1 Sync.
  • VCO Range 200MHz to 480MHz Output freq. range: 8.33MHz to 240MHz Max Output Skew of 250ps Cycle-to-cycle jitter: 150ps (typ).

📥 Download Datasheet

Datasheet preview – XRK69773

Datasheet Details

Part number XRK69773
Manufacturer Exar (now MaxLinear)
File Size 180.83 KB
Description 1:12 LVCMOS PLL CLOCK GENERATOR
Datasheet download datasheet XRK69773 Datasheet
Additional preview pages of the XRK69773 datasheet.

📁 Similar Datasheet

Other Datasheets by Exar Corporation
  • XRK69772 - 1:12 LVCMOS PLL CLOCK GENERATOR
  • XRK69774 - 1:14 LVCMOS PLL CLOCK GENERATOR
  • XRK697H73 - 1:12 LVCMOS PLL CLOCK GENERATOR
  • XRK32308 - 3.3V ZERO DELAY BUFFER
  • XRK32309 - LOW-COST 3.3V ZERO DELAY BUFFER
  • XRK32510 - 3.3V PHASE-LOCK LOOP CLOCK DRIVER
  • XRK39351 - 9-OUTPUT PLL CLOCK DRIVER
  • XRK39653 - 8-OUTPUT ZERO DELAY BUFFER

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com APRIL 2006 PRELIMINARY XRK69773 REV. P1.0.0 1:12 LVCMOS PLL CLOCK GENERATOR GENERAL DESCRIPTION The XRK69773 is a PLL based LVCMOS Clock Generator targeted for high performance and low skew clock distribution applications. The XRK69773 can select between one of three reference inputs and provides 14 LVCMOS outputs -12 outputs (3 banks of 4) for clock distribution, 1 for feedback and 1 for synchronization. The XRK69773 is a highly flexible device. It has 3 selectable inputs, (one differential and two single-ended inputs) to support system clock redundancy. Up to three different clock frequencys can be generated and outputted on the three output banks. Switching the internal reference clock is controlled by the control input, CLK_SEL.
Published: |