Datasheet4U Logo Datasheet4U.com

74LVTH322245 - Low Voltage 32-Bit Transceiver

This page provides the datasheet information for the 74LVTH322245, a member of the 74LVT322245 Low Voltage 32-Bit Transceiver family.

Datasheet Summary

Description

The LVT322245 and LVTH322245 contain thirty-two noninverting bidirectional buffers with 3-STATE outputs and are intended for bus oriented applications.

The device is byte controlled.

Each byte has separate control inputs which can be shorted together for full 32-bit operation.

Features

  • s Input and output interface capability to systems at 5V VCC s Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH322245) s Also available without bushold feature (74LVT322245) s Live insertion/extraction permitted s Power Up/Power Down high impedance provides glitch-free bus loading s A Port outputs include equivalent series resistance of 25Ω making external termination resistors unnecessary and reducing overshoot and undershoot s A Port outputs s.

📥 Download Datasheet

Datasheet preview – 74LVTH322245

Datasheet Details

Part number 74LVTH322245
Manufacturer Fairchild Semiconductor
File Size 67.75 KB
Description Low Voltage 32-Bit Transceiver
Datasheet download datasheet 74LVTH322245 Datasheet
Additional preview pages of the 74LVTH322245 datasheet.
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
74LVT322245 • 74LVTH322245 Low Voltage 32-Bit Transceiver with 3-STATE Outputs and 25Ω Series Resistors in A Port Outputs May 2002 Revised May 2002 74LVT322245 • 74LVTH322245 Low Voltage 32-Bit Transceiver with 3-STATE Outputs and 25Ω Series Resistors in A Port Outputs General Description The LVT322245 and LVTH322245 contain thirty-two noninverting bidirectional buffers with 3-STATE outputs and are intended for bus oriented applications. The device is byte controlled. Each byte has separate control inputs which can be shorted together for full 32-bit operation. The T/R inputs determine the direction of data flow through the device. The OE inputs disable both the A and B ports by placing them in a high impedance state.
Published: |