74LVTH373 Datasheet PDF - Fairchild Semiconductor Low Voltage Octal Transparent Latch Specs

74LVTH373 - Low Voltage Octal Transparent Latch

This page provides the datasheet information for the 74LVTH373, a member of the 74LVT373 Low Voltage Octal Transparent Latch family.

Datasheet Summary

Description

The LVT373 and LVTH373 consist of eight latches with 3-STATE outputs for bus organized system applications.

The latches appear transparent to the data when Latch Enable (LE) is HIGH.

When LE is LOW, the data satisfying the input timing requirements is latched.

Features

Input and output interface capability to systems at 5V VCC.
Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH373), also available without bushold feature (74LVT373).
Live insertion/extraction permitted.
Power Up/Down high impedance provides glitch-free bus loading.
Outputs source/sink.
32 mA/+64 mA.
Functionally compatible with the 74 series 373.
ESD performance:.
Human-body model > 2000V.

Datasheet Details

Part number	74LVTH373
Manufacturer	Fairchild Semiconductor
File Size	337.45 KB
Description	Low Voltage Octal Transparent Latch
Datasheet	74LVTH373 Datasheet
Additional preview pages of the 74LVTH373 datasheet.

📁 Similar Datasheet

74LVTH125 - 3.3V Quad buffer (NXP)

74LVTH125 - 3.3V quad buffer (nexperia)

74LVTH16244 - LOW VOLTAGE BICMOS 16 BIT BUS BUFFER (STMicroelectronics)

74LVTH16244B - 16-bit buffer/driver (nexperia)

74LVTH16245B - 3.3V 16-bit transceiver (NXP Semiconductors)

74LVTH16245B - 16-bit transceiver (nexperia)

74LVTH16374A - 3.3V 16-bit edge-triggered D-type flip-flop (NXP Semiconductors)

74LVTH16374A - 16-bit edge-triggered D-type flip-flop (nexperia)

74LVTH2245 - 3.3V octal transceiver (NXP)

74LVTH2245 - 3.3V octal transceiver (nexperia)

Full PDF Text Transcription

Click to expand full text

74LVT373, 74LVTH373 — Low Voltage Octal Transparent Latch with 3-STATE Outputs February 2008 74LVT373, 74LVTH373 Low Voltage Octal Transparent Latch with 3-STATE Outputs Features ■ Input and output interface capability to systems at 5V VCC ■ Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH373), also available without bushold feature (74LVT373) ■ Live insertion/extraction permitted ■ Power Up/Down high impedance provides glitch-free bus loading ■ Outputs source/sink –32 mA/+64 mA ■ Functionally compatible with the 74 series 373 ■ ESD performance: – Human-body model > 2000V – Machine model > 200V – Charged-device model > 1000V General Description The LVT373 and LVTH373 consist of eight latches with 3-STATE outputs for bus organized syste

Published: Oct 5, 2005 |